## 60" Voice/Melody/LCD Controller (ViewTalk ${ }^{\text {TM }}$ Series)

GENERAL DESCRIPTION ..... 3
FEATURES ..... 3
BLOCK DIAGRAM ..... 4
PIN DESCRIPTION ..... 4
FUNCTIONAL DESCRIPTION ..... 6
PART A: UC FUNCTION ..... 6
Program Counter (PC) ..... 6
Stack Register (STACK) ..... 6
Program Memory (ROM) ..... 6
Data Memory (RAM) ..... 8
Special Rgister and Special Register Pair(SR \& SRP) ..... 9
Accumulator (ACC) ..... 11
Arithmetic and Logic Unit (ALU) ..... 11
Clock Generator ..... 12
Dual-clock operation ..... 12
Divider ..... 13
Watchdog Timer (WDT) ..... 13
Timer/Counter ..... 14
Interrupts ..... 17
Hold Mode Operation ..... 20
Input/Output Ports RA, RB ..... 22
Input Ports RC, RD ..... 24
Output Port RE ..... 26
Reset Function ..... 27
PART B: SPEECH and MELODY FUNCTION ..... 27
SPEECH Function ..... 28
Melody Function ..... 29
PART C: LCD FUNCTION ..... 31
LCD pattern RAM (LCDR000H $\sim$ LCDR0FFH/LCDR17FH/LCDR1FFH) ..... 31
LCD Mode Register 1 (LCDM1 with SR=2AH) ..... 32
LCD frame rate divider (LDIV with $\mathrm{SR}=12 \mathrm{H}$ ) ..... 33
ABSOLUTE MAXIMUM RATINGS ..... 41
DC CHARACTERISTICS ..... 41
TYPICAL APPLICATION CIRCUIT ..... 43
INSTRUCTION SET TABLE ..... 44
SYMBOL DESCRIPTION ..... 44
COMPLETE INSTRUCTION SET TABLE 2 ..... 45

## GENERAL DESCRIPTION

The W53322/W53342 are a high-performance 4-bit microcontroller ( $\mu \mathrm{C}$ ) with built-in speech, melody and $32^{*} 48 / 32^{*} 64$ LCD driver which includes internal pump circuit. The 4-bit uc core contains dual clock source, 4-bit ALU, two 8-bit timers, one divider, 20 pin Input or output, 7 interrupt sources, 8 -level subroutine nesting for interrupt applications. Speech unit can be implemented with Winbond $60-\mathrm{sec}$ Power Speech using ADPCM algorithm. Melody unit provides dual tone output and can store up to 1 k notes. Power reduction mode is also built in to minimize power dissipation. It is ideal for games, educational toys, remote controllers, watches, clocks and the other application's products which may incorporate both LCD display and melody.

## FEATURES

- Operating voltage: $2.4 \mathrm{volt} \sim 5.5 \mathrm{volt}$
- Dual clock operating system
-RC/Crystal ( 400 KHz to 4 MHz ) for main clock
- 32.768 KHz crystal oscillation circuit for sub-oscillator
- Memory
$-16 \mathrm{k} \times 20$ bit program ROM
$-896 \times 4 / 1024 \times 4$ bit general data RAM ( $384 \times 4 / 512 \times 4$ shared wih LCD)
- 20 input/output pins
-Ports for input only: 2 ports/8 pins
-Input/output ports: 2 ports/8 pins
-Port for output only: 1 port /4 pins
- Power-down mode
-Hold function: no operation (except for 32 kHz oscillator)
-Stop mode function: no operation (include 32 kHz oscillator)
- Seven types of interrupts
-Five internal interrupts (Divider ,Timer 0, Timer 1, Speech, Melody)
-Two external interrupts (Port RC, Port RD)
- One built-in 14-bit clock frequency divider circuit
- Two built-in 8-bit programmable countdown timers
-Timer 0: one of the two internal clock frequencies (FOSC/4 or FOSC/1024) can be selected
-Timer 1: built-in auto-reload function includes internal timer with FOSC, FOSC/64 and 8KHz clock source option or
TONE output function which can be used as IR carrier output if main clock is 455 kHz )
- Built-in 18/14-bit watchdog timer for system reset by mask code option
- Powerful instruction sets
- 8 -level subroutine (including interrupt) nesting
- LCD driver output
-32 common $\times 48 / 64$ segment
- $1 / 16$ duty or $1 / 32$ duty, $1 / 5$ or $1 / 7$ bias, internal pump circuit option by special register
- Speech function
-Provide 1.4M bits dedicated speech ROM
-With direct driving output for speaker


## -Maximum 256 sections available

- Melody function
-Provide 22 kbits dedicated melody ROM
-Provide 6 kinds of beat, 16 kinds of tempo, and pitch rang from G3\# to C7
-Tremolo, triple frequency and 3 kinds of percussion available
-With direct driving output for speaker
-Maximum 32 scores available
- Mix speech with melody available
- Multi-engine controller
- PWM output current option
- Chip On Board available


## BLOCK DIAGRAM



## PIN DESCRIPTION

| SYMBOL | I/O | FUNCTION |
| :--- | :--- | :--- |
| XIN | I | Input pin for oscillator. It can be connected to crystal, or can connect a resistor to VDD to <br> generate main system clock. Oscillator can be stopped when SCR.1 is set to logic 1. |
| XOUT | O | Output pin for oscillator which is connected to another crystal pin. |
| X32I | I | 32.768 KHz crystal input pin. |
| X32O | O | 32.768 KHz crystal output pin. |
| RA0 ~ RA3 | I/O | General Input/Output port specified by PM1 register. If output mode is selected, PM0 <br> register can be used to specify CMOS/NMOS driving capability option. Initial state is input <br> mode. |
| RB0 ~ RB3 | I/O | General Input/Output port specified by PM2 register. If output mode is selected, PM0 <br> register can be used to specify CMOS/NMOS driving capability option. Initial state is input <br> mode. |
| RC0 ~ RC3 | I | 4-bit schmitt input with internal pull high option specified by PM0 register. Each pin has an <br> independent interrupt capability specified by PEFL special register. |
| RD0 ~ RD3 | I | 4-bit schmitt input port with internal pull high option specified by PM0 register. Each pin <br> has an independent interrupt capability specified by PEFH special register. |
| RE0~RE3/TONE | O | Output port only. RE3 may use as TONE if bit 0 of MR0 special register is set to logic 1. |
| RES | I | System reset pin with internal pull-high resistor is active low. |
| TEST | I | Test pin. Connected to low for normal use. |
| ROSC | I | Connect resistor to VDD to generate speech or melody clock source. |
| VDDP | O | Power source for PWM output. |
| SED1 | Synchronous LED1 output while speech play/melody is active. |  |
| LED2 | O | Synchronous LED2 output only while speech play is active. |
| PWM1 | Speaker direct driving output 1 while speech or melody is active. |  |
| PWM2 | O | Speaker direct driving output 2 while speech or melody is active. |
| SEG0-SEG31/47/ | O | LCD segment output pins. |
| 63 |  |  |

## FUNCTIONAL DESCRIPTION

Four main units are included in the W533X2. They are 4bit uc, power speech, dual tone melody and 32 com * 32/48/64 seg LCD driver. The 4bit uc is modified from winbond W741C260 that many features are enhanced such as ROM space, RAM space and addressing capability, more and more instruction sets, 7 interrupt sources, controlling speech and melody playing to drive speaker directly and so on. We separate three parts PART A, PARTB and PART C to explain function more detailly.

## PART A: UC FUNCTION

## Program Counter (PC)

Organized as an 14-bit binary counter (PC0 to PC13), the program counter generates the addresses of the $16 \mathrm{~K} \times 20$ onchip ROM containing the program instructions. When the jump, subroutine call instructions, the interrupt, initial reset conditions are executed, the address corresponding to the instruction will be loaded into the program counter. The format used is shown Table 1:

| ITEM | ADDRESS | INTERRUPT PRIORITY |
| :--- | :--- | :--- |
| Initial Reset | 0000 H | - |
| INT 0 (DIV) | 0004 H | 1st |
| INT 1 (TM 0) | 0008 H | 2nd |
| INT 2 (RC) | 000 CH | 3rd |
| INT 3 (RD) | 0010 H | 4th |
| INT 4 (Reserved) | - | - |
| INT 5 (SPEECH) | 0018 H | 5th |
| INT 6 (MELODY) | 001 CH | 6th |
| INT 7 (TM 1) | 0020 H | 7th |
| JP Instruction | XXXXH | - |
| Subroutine Call | XXXXH | - |

Table 1: Interrup Address Assignment \& Priority

## Stack Register (STACK)

The stack register is organized as 14 bits $\times 8$ levels (first-in, last-out). When either a call subroutine or an interrupt is executed, the program counter will be pushed onto the stack register automatically. At the end of a call subroutine or an interrupt service subroutine, the RTN instruction must be executed to pop the contents of the stack register into the program counter. When the stack register is pushed over the eighth level, the contents of the first level will be lost. In other words, the stack register is maximun with 8 subroutine nesting.

## Program Memory (ROM)

## 1. Architecture

The read-only memory $16 \mathrm{~K} \times 20$ bit is used to store program codes addressed PC from 0000h~3FFFH. Location from 000 H to 0020 H are reserved for interrupt service as shown Figure 1. All instruction sets are one word, one cycle. Lookup table function is provided to access ROM code in all 16 k ROM spaces. The organization of the program memory is shown in Figure 1.


Figure 1. Program Memory Organization

## 2. Look-Up Table Pointer Register(LUP3, LUP2, LUP1, LUP0 and LUC)

The LUPC (Look-up table address Pointer Counter) symbol in the instruction set is used to access data in the 16K ROM space. It includes 5 registers LUP3 (Look-Up table Pointer), LUP2, LUP1, LUPO, and LUC(Look-Up table data Counter) . LUP3~LUPO store the 14 bits ROM address to access any data in the 16K word ROM, and each ROM word 20 bit is separated as 5 nibbles that LUC counts from 0 to 4 cyclical. The instruction MOV LUPn, ACC can write LUPC initial address pointer of look-up table, and reset LUC register to 0 . So the following equation is described.
LUPC=LUPC.13~LUPC. 0 + LUC.3~LUC. 0
LUPC.13~LUPC. 0 from 0000~3FFFH is used as word address of 16K ROM and LUC uses to select which nibble of the word data and counts from 0 to 4 cyclical. When LUPC is incresased by 1 LUC is firstly increase by 1 , and LUP0 will be inreased by 1 while LUC is counted from 4 to 0 . The LUP1 is increased by 1 if LUP0 is counted from $F$ to 0 , then LUP3, LUP2 will follow the same rule of LUP1. The LUC will be increased by 1 automatically while symbol @LUPC++ is used. All registers LUP3~LUP0 can read/write by user, but LUC register is reald only. At initial reset, all registers is 0000B.


## Data Memory (RAM)

## 1. Architecture

The static data memory (RAM) is arranged as maximun $512+(384 / 512) \times 4$ bits. The data memory can be addressed directly or indirectly. The organization of the data memory is shown in Figure 2 using W53322 as example. The first 512 nibbles RAM from 000 to 1 FFH is dedicated for general data memory. Data memory from 200 H to $37 \mathrm{FH} / 3 \mathrm{FFH}$ has two roles either LCD dedicated pattern data memory as Table 5 mapping or general data memory because they have the same addressing capability as 000 H to 1 FFH . There are two data memory address point RPO ( $\mathrm{RP} 0 \mathrm{H}+\mathrm{RP} 0 \mathrm{M}+\mathrm{RP} 0 \mathrm{~L}$ ) and RP1 (RP1H+RP1M+RP1L) that programmer can use indirect addressing instruction such as MOV ACC, @RP0 or MOV @RP1, @RP0 to move data between different data memory range and ACC. We also provide instruction between ROM and RAM such as MOV @RP0, @LUPC that user can move look-up table data in ROM to general RAM easily. The instruction MOV @RP0++, @LUPC++ also provides point counter is incresaed by 1 automatically after instruction is executed. Please refer to instruction sets description for more detail.
The first sixteen addresses ( 00 H to 3 FH ) in the data memory are known as the page 0 working registers. Only working register can operate directly with immediate data. There is one special register WRPAGE from Oh to ODH to select working register page

## 2. Working Register Page (WRPAGE with SR=30H)

The special register WRPAGE is organized as a 4-bit and it counts from 0 to 0 DH to separate 896 nibbles RAM as 14 pages. Every page is included 64 nibbles. The bit descriptions are as follows:


Bit 3~0: 0000~1011 Page 0 to Page 0DH
Bit3~0: 1100~1111 is inhibited.
All bits are read/write by user. At initial reset, the WRPAGE is 0000B.


Figure 2. Data Memory Organization

## 3. RAM Point Register (RPOL, RPOM, RPOH,, RP1L, RP1M, RP1L)

There are two RAM points 0 and 1 that user uses it to access data easily by direct or indirect addressing. RAM Point 0 (RP0) is organized as 10 bit RP0.9~RP0.0 that 3 special registers are used RPOL, RPOM and RPOH. RAM Point 1 (RP1) has the same structure as RP0, so RP1L, RP1M and RP1H are needed.


All bits in RP0, RP1 is read/written by user. At initial reset, all RPn data is 0000B.
Special Rgister and Special Register Pair(SR \& SRP)
There are some special registers formatted as 4 bit per register shown as Table 2 that chip operating condition is depended of special register value. Programmer can use such as "MOV SR, \#l" or "CLR SR" or "SET SR" command to write suitable value to control chip operatiing state. Some special register such HEF, IEF and HCF can write 8 bit immediate data simultaneously by Special Register Pair (SRP) command that we format as MOV SRP, \#I. All special register function will be described detailly while close relation function is introduced.

| SRP | SR | SR Symbol | Function | Bit 3 ~ 0 assignment |
| :---: | :---: | :---: | :---: | :---: |
|  | 00 | ----- |  |  |
|  | 01 | ----- |  |  |
|  | 02 | TMOL(w) | low nibble of Timer 0 | TM0.3~TM0.0 |
|  | 03 | TMOH(w) | high nibble of Timer 0 | TM0.7~TM0.4 |
|  | 04 | TM1L(w) | low nibble of Timer 1 | TM1.3~TM1.0 |
|  | 05 | TM1H(w) | high nibble of Timer 1 | TM1.7~TM1.4 |
|  | 06 | TMC1L(r) | low nibble of Timer 1 | TM1.3~TM1.0 |
|  | 07 | TMC1H(r) | high nibble of Timer 1 | TM1.7~TM1.4 |
|  | 08 | ----- |  |  |
|  | 09 | ----- |  |  |
| 05H | OA | EVFL(r,c) | Event Flag (set by chip hardware | RD,RC,TM0,DIV |
|  | OB | EVFH(r,c) | if interrupt is occurred) | TM1,SPEECH,MELODY,X |
| 06H | OC | HEFL(r/w,s/c) | Hold mode release Enable Flag | RD,RC,TM0,DIV |
|  | OD | HEFH(r/w,s/c) |  | TM1,SPEECH,MELODY,X |
| 07H | OE | IEFL(r/w,s/c) | Interrup Enable Flag | RD,RC,TM0,DIV |
|  | OF | IEFH(r/w,s/c) |  | TM1,SPEECH,MELODY,X |
|  | 10 | HCFL(r) | Hold mode release Condition Flag | RD,RC,TM0,DIV |
|  | 11 | HCFH(r) | (set by H/W if hold mode is released) | TM1,SPEECH,MELODY,X |
|  | 12 | LDIV(w) | Divider of LCD fundamental frequency | LDIV. 3 ~ LDIV. 0 |
|  | 13 | ----- |  |  |
|  | 14 | PEFL(r/w,s/c) | Port Enable Flag for hold mode | RC.3, RC.2, RC.1, RC. 0 |
|  | 15 | PEFH(r/w,s/c) | release or interrupt function | RD.3, RD.2, RD.1, RD. 0 |
|  | 16 | RP0L(r/w) | RAM address Pointer 0 Low nibble | RP0.3~RP0.0 |
|  | 17 | RPOM(r/w) | RAM address Pointer 0 Middle nibble | RP0.7~RP0.4 |
|  | 18 | RP1L(r/w) | RAM address Pointer 1 Low nibble | RP1.3~RP1.0 |
|  | 19 | RP1M(r/w) | RAM address Pointer 1 Middle nobble | RP1.7~RP1.4 |
|  | 1A | RPOH(r/w) | RAM address Pointer 0 High nibble | X,X, RP0.9,RP0.8 |
|  | 1B | RP1H(r/w) | RAM address Pointer 1 High nibble | X,X, RP1.9,RP1.8 |
|  | 1C | MLDL(w) | MeLoDy score address Low nibble | MLD.3~MLD. 0 |
|  | 1D | MLDH(w) | MeLoDy score address High nibble | MLED1,MLED0, OSB,MLD. 4 |
|  | 1E | SPCL(w) | SPeeCh section address Low nibbel | SPC.3~SPC. 0 |
|  | 1F | SPCH(w) | SPeeCh section address High nibbel | SPC.7~SPC. 4 |
|  | 20 | CF(r,s/c) | Carrier Flag | X,X,X,CF |
|  | 21 | ----- |  |  |
|  | 22 | FLAG0(r/w,s/c) | melody/speech busy and play flag | MLD_busy,SPC_busy,MLD_play, SPC_play |
|  | 23 | FLAG1(c) | reset flag for Divider/WatchDog | X,DIVR,WDTR,X |
|  | 24 | ----- |  |  |
|  | 25 | ----- |  |  |



Note 1: "r, w, s,c " means "read, write, set, and clear" separately)
Note 2: "clr-all" means all 4 bit will be clear simultaneously.
Note 3: X means don't care bit

## Table 2: Special Register address mapping

## Accumulator (ACC)

The accumulator (ACC) is a 4-bit register used to hold results from the ALU and transfer data between the data memory, I/O ports, and special registers.

## Arithmetic and Logic Unit (ALU)

This is a circuit which performs arithmetic and logic operations. The ALU provides the following functions:

- Logic operations: ANL, XRL, ORL
- Branch decisions: JB0, JB1, JB2, JB3, JNZ, JZ, JC, JNC, DSKZ, DSKNZ, SKB0, SKB1, SKB2, SKB3, JNB0, JNB1, JNB2, JNB3, SKNB0, SKNB1, SKNB2, SKNB3
- Shift operations: SHRC, RRC, SHLC, RLC,
- Binary additions/subtractions: ADDC, ADD, ADDU, SUB, SUBB, DEC, INC

After any of the above instructions are executed, the status of the carry flag (CF) and zero signal (ZF) will be influenced. The CF will be stored to internal register, read out by executing MOVA R, CF or MOV CF, R.

## Carrie Flag Register (CF with SR=20H)

The CF register is only stored the CF signal state. Please refer to instruction sets to know CF signal status.


## Clock Generator

The W533X2 provides two oscillation circuits- main-oscillator (FM) and sub-oscillator (FS). The SCR (System Control Register) uses to select clock operation condition. Either main-oscillator or sub-clock can be the system clock ( FOSC ) by F32IN option bit (bit 0 of SCR special register). The main-oscillator starts oscillation if FMEN (bit 1 of SCR) is written to 1. Main-oscillator can select crystal or RC oscillation by special register FMRCB bit (bit 2 of SCR) through external connections. If a crystal oscillator is used, a crystal or a ceramic resonator must be connected between XIN and XOUT, and a capacitor must be connected if an accurate frequency is needed. The oscillator is range form 400 KHz to 4 MHz . A 455 KHz ceramic resonator can be selected if a IR carrier output from RE3/TONE is needed. If the RC oscillator is used, a resistor must be connected between XIN and VDD. The sub-oscillator must be connected to a 32.768 KHz crystal between X321 and X32O. The connection is shown in Figure 3. One machine cycle consists of a four-state system clock sequence and can run up to $1 \mu \mathrm{~S}$ with a 4 MHz system clock.


Figure 3. Oscillator Configuration

## Dual-clock operation

This operation mode is dual-clock mode while FMEN bit is enable, and LCD operation clock source should be the suboscillator clock ( 32768 Hz ) only. Sub-clock is used as system clock in initial reset such power on or reset pin active because SCR special register is 0001B. Programmer firstly needs to write F32IN suitable value at program start to change system clock to main--clock if high frequency clock is needed.
The exchange of the main-clock and sub-clock operation is performed by resetting or setting F32IN. If he F32IN is reset to 0 , the clock source of the system clock generator is the main-oscillator clock; if the F32IN is set to 1 , the clock source of the system clock generator is the sub-oscillator clock. The main-oscillator can stop oscillating when FMEN is reset to 0 . When the SCR is set or reset, we must pay attention to the following:

1. $\mathrm{XX10B} \rightarrow \mathrm{XX01B}$ : Disable the main-oscillator (Fm) should not be done simultaneously with changing the system clock source(Fosc) from Fm to Fs. The Fosc should be changed first from FM to Fs before the main-oscillator (Fm) is disable. The correct seqence is: $\mathrm{XX10B} \rightarrow \mathrm{XX11B} \rightarrow \mathrm{XX01B}$.
2. $\mathrm{XX01B} \rightarrow \mathrm{XX10B}$ : Enabling the main-oscillator (FM ) should not be done simultaneously with changing from Fs into Fm. The main-oscillator (FM) should be enabled first before a delay subroutine is called to allow the main-oscillator to oscillate stably. The Fosc can now be changed from Fs into Fm . The correct sequence is therefore $\mathrm{XX01B} \rightarrow \mathrm{XX11B} \rightarrow$ delay subroutine $\rightarrow X X 10 B$. The suggested delay for Fm is 3.5 mS for 455 KHz ceramic resonator and 0.8 mS for 4 MHz crystal. We must remember that the XXOOB state which FM is stopped and Fosc is come from FM is inhibitive, because it will induce a system shutdown. The organization of the dual-clock operation mode is shown in below.


Figure 4. The Dual Clock Operation Mode Control Diagram

## System Control Register (SCR with SR=2BH)

The SCR register is organized as 4 bit register SCR.3~SCR.0. Tha function of bit assignment is shown as following.

| SIV5MB | FMRCB | FMEN | F32IN |
| :---: | :---: | :---: | :---: | :---: |

F32IN $=0$ : Fm is used as Fosc input
$=1$ : Fs is used as FosC input
FMEN $=0$ : FM oscillation is disable
$=1$ : Fm oscillation is enable
FMRCB $=0$ : FM type is RC oscillation
$=1$ : Fm type is XTAL oscillation
DIV5MB $=0$ : Divider per 0.5 sec will be overflow periodically
$=1$ : Divider per 0.125 sec will be overflow periodically.
All bit are possible to read/write, set/clear by user. At initial reset, the SCR is 0001B.

## Divider

There is one divider as 14-bit/12bit binary up-counter designed to generate periodic interrupts. The divider is incremented by each clock (Fs). When an overflow is occurred, the divider event flag is set to 1 (EVF. $0=1$ ). The interrupt is executed if the divider interrupt enable flag has been set (IEF. $0=1$ ), or the hold state is terminated if the hold release enable flag has been set (HEF. $0=1$ ). There are two time periods $(500 \mathrm{mS}$ \& 125 mS$)$ that can be selected by DIV5MB bit. When DIV5MB is reset to 0 (default), the 500 mS period time is selected; others DIV5MB is set to 1 to select 125 mS .

## Watchdog Timer (WDT)

The watchdog timer (WDT) is used to prevent the program from unknown errors. The WDT function can be enable by mask option and the clock source is Fosc/1024 or Fosc/16384 by WDTCK (bit 3 of MR1 special register) . At initial reset, the WDTCK is come from Fosc/1024. The WDT overflows is occurred while chip operation is not under control and will be reset. The contents of the WDT can be reset by the instruction CLR FLAG1, \#0010B (CLR WDT). The input clock of
the WDT can be switched to Fosc/16384 (or Fosc/1024) while WDTCK is written 1 ( or 0). In normal operation, the application program must reset WDT (by CLR WDT) before it overflows. The WDT minimun overflow period is 500 mS when the system clock (FOSC) is 32 KHz and WDT clock input is Fosc/1024. The organization of watchdog timer is shown in Figure 5

## FLAG1 Register (FLAG1 with SR=23H)

Divider and watchdog counter can be reset by CLR FLAG1, \#I instruction. Both CLR DIV and CLR WDT instructions can be use to clear DIVR bit and WDTR bit separately. The bit descriptions are as following.

|  | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: |
| FLAG1 | $X$ | DIVR | WDTR | $X$ |

DIVR $=0$ no influence
$=1$ Divider counter is clear
WDTR=0 no influence
$=1$ Watchdog timer is clear
$X$ means don't care value
All bit can be cleared only. At initial reset, FLAG1 is 0000B.


Figure 5. Organization of Divider and Watchdog Timer

## Timer/Counter

1. Timer 0 (TMO)

Timer 0 (TMO) is a programmable 8-bit binary down-counter. The specified value can be loaded into TMO by executing the

MOV TMOL(TMOH),R instructions. To execute MOV TMOL(TMOH),R instructions will stop TMO down-counting if the TMO is processing down-counting, reset TMOEN option bit (bit 3 of MRO special register) to 0 , and load specified value to TMO. When TMOEN is set to 1, the event flag 1 (EVF.1) is reset and the TMO starts to count. Timer 0 stops operating and generates an underflow (EVF.1 = 1) while it decrements to FFH. The interrupt is executed if the Timer 0 interrupt enable flag has been set (IEF. $1=1$ ); and the hold state is terminated if the hold release enable flag 1 has been set (HEF. $1=1$ ). The Timer 0 clock input can select either Fosc/1024 or Fosc/4 by setting TM1CK (bit 2 of MR1 special register) to 1 or resetting TM1CK to 0 . The organization of Timer 0 is shown in Figure 6.
Example:
If the Timer 0 clock input is Fosc/4, then:
Desired Time 0 interval $=($ preset value +1 ) $\times 4 \times 1 /$ Fosc
If the Timer 0 clock input is Fosc/1024, then:
Desired Time 0 interval $=($ preset value +1$) \times 1024 \times 1 /$ Fosc
Preset value: Decimal number of Timer 0 preset value


Figure 6. Organization of Timer 0

## 2. Timer 1 (TM1)

Timer 1 (TM1) is also a programmable 8-bit binary down counter, as shown in Figure 7. Timer 1 can be used as a counter to count external events or to output an arbitrary frequency to the RE3/TONE pin. The input clock source of Timer 1 can be internal or sub-frequency/4 (32768/4) Hz clock by TM1SR option bit (bit 1 of MR1 special register). The internal clock can be selected Fosc/64 or Fosc by TM1CK option bit (bit 0 of MR1 special register) At initial reset, the Timer 1 clock input is Fosc. If an external clock is selected as the clock source of Timer 1, the content of Timer 1 is decreased by 1 at the falling edge of RC.0. To execute MOV TM1L, R or MOV TM1H,R instruction will load specified data to the auto-reload buffer and disable TM1 down-counting (i.e. TM1EN is reset to 0 ). If TM1EN is set 1 , the contents of the auto-reload buffer will be loaded into the TM1 down counter to start counting and reset the event flag 7 (EVF. $7=0$ ). When the timer decrements to FFH, it will generate an underflow (EVF. $7=1$ ) and be auto-reloaded with the specified data, after which it will continue to count down. An interrupt is executed if the interrupt enable flag 7 has been set to 1 (IEF. $7=1$ ), and the hold state is terminated if the hold mode release enable flag 7 is set to 1 (HEF. $7=1$ ).
The specified frequency of Timer 1 can also be output to the RE3/TONE pin by TONE option bit(bit 0 of MRO).
Example:
If the Timer 1 clock input is FT , then:
Desired Timer 1 interval = (preset value +1) / FT
Desired frequency for RE3/TONE output pin $=\mathrm{FT} \div($ preset value +1$) \div 2(\mathrm{~Hz})$
Preset value: Decimal number of Timer 1 preset value


Figure 7. Organization of Timer 1

For example, when FT equals 32768 Hz , depending on the preset value of TM1, the RE3/TONE pin will output a single tone signal in the tone frequency range from 64 Hz to 16384 Hz . The relation between the tone frequency and the preset value of TM1 is shown in the Table 3.

## Mode Register 0 (MRO with SR=28H)

Mode Register 0 is organized as a 4-bit binary register (MR0.0 to MR0.3) . The bit descriptions are as following: (Initial value=0000B)

MRO

| 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: |
| TMOEN | TM1EN | LCDEN | TON: |

TONE $=0$ RE3 as the data output of PORTE.3.
$=1$ RE3 will be as TONE signal output generated from Timer 1
LCDEN $=0$ LCD display OFF
$=1$ LCD display ON
TM1EN $=0$ Timer 1 counting is disable
$=1$ Timer 1 counting is enable
TMOEN=0 Timer 0 counting is disable
$=1$ Timer 0 counting is enable
User can read/write and set/clear all bits. At initial reset, MR0 is 0000B.
Mode 1 Register (MR1 with SR=29H)
Mode Register 1 is organized as a 4-bit binary register (MR1.0 to MR1.3) . The bit descriptions are as following: (Initial value=0000B)


TM1CK $=0$ The internal Timer 1 clock rate is Fosc.
$=1$ The internal Timer1 clock rate is Fosc/64.
TM1SR=0 The Timer 1 with internal clock source (depened on TM1CK)
$=1$ The Timer 1 with sub-frequency/4 (32768/4) clock source
TMOCK $=0$ The internal Timer 0 clock rate is Fosc/4
$=1$ The internal Timer0 clock rate is Fosc/1024
WDTCK $=0$ The watchdog timer clock rate is Fosc/1K
$=1$ The watchdog timer clock rate is Fosc/16K
User can read/write and set/clear all bits. At initial reset, MR1 is 0000B.

|  |  | 3 |  |  | 4 |  |  | 5 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Tone frequency frequency | TM1 preset value \& MFP frequency |  | Tone frequency | TM1 preset value \& MFP frequency |  | Tone frequency | TM1 preset value \& MFP frequency |  |
| T | C | 130.81 | 7CH | 131.07 | 261.63 | 3EH | 260.06 | 523.25 | 1EH | 528.51 |
|  | C \# | 138.59 | 75H | 138.84 | 277.18 | 3AH | 277.69 | 554.37 | 1 CH | 564.96 |
|  | D | 146.83 | 6FH | 146.28 | 293.66 | 37H | 292.57 | 587.33 | 1BH | 585.14 |
|  | D \# | 155.56 | 68H | 156.03 | 311.13 | 34H | 309.13 | 622.25 | 19H | 630.15 |
| 0 | E | 164.81 | 62H | 165.49 | 329.63 | 31H | 327.68 | 659.26 | 18H | 655.36 |
|  | F | 174.61 | 5DH | 174.30 | 349.23 | 2EH | 372.36 | 698.46 | 16H | 712.34 |
| N | F \# | 185.00 | 58H | 184.09 | 369.99 | 2BH | 390.09 | 739.99 | 15H | 744.72 |
|  | G | 196.00 | 53H | 195.04 | 392.00 | 29H | 420.10 | 783.99 | 14H | 780.19 |
| E | G \# | 207.65 | 4EH | 207.39 | 415.30 | 26H | 443.81 | 830.61 | 13H | 819.20 |
|  | A | 220.00 | 49H | 221.40 | 440.00 | 24H | 442.81 | 880.00 | 12H | 862.84 |
|  | A \# | 233.08 | 45H | 234.05 | 466.16 | 22 H | 468.11 | 932.23 | 11H | 910.22 |
|  | B | 246.94 | 41H | 248.24 | 493.88 | 20H | 496.48 | 987.77 | 10H | 963.76 |

Table 3: TONE output with central tone A4(440HZ)

## Mode Register 3 (MR3 with SR=27H)

Mode Register 3 is organized as a 4-bit binary register (MR3.3 to MR3.0) . The bit descriptions are as following: (Initial value=0000B)


VLCD $=0$ Use internal LCD supplying voltage generated by pump circuit.
$=1$ Use external LCD supplying voltage.
FsENB $=0$ Enable 32768 Hz crystal
$=1$ Disable 32768 Hz crystal
P1 = PWM volumn control bit 1
$\mathrm{P} 0=\mathrm{PWM}$ volumn control bit 0

Note that any one pin of RC port in low state will force the bit MR3.2 low. It means once any one pin of RC port in low state, the setting action for this bit is invalid.

## Interrupts

The W533X2 provides five internal interrupt sources (Divider, TM0, SPEECH, MELODY and TM1) and two external interrupt source (port RC and port RD). Vector addresses for each of the interrupts are located in the range of program memory (ROM) addresses 004 H to 020 H . The flags IEF, PEF, and EVF are used to control the interrupts. When EVF is set to "1" by hardware and the corresponding bits of IEF and PEF have been set by software, an interrupt is generated. When an interrupt occurs, all of the interrupts are inhibited until the EN INT or MOV IEF,\#I instruction is invoked. The
interrupts can also be disabled by executing the DIS INT instruction. When an interrupt is generated in hold mode, the hold mode will be released momentarily and interrupt subroutine will be executed. After the RTN instruction is executed in an interrupt subroutine, the $\mu \mathrm{C}$ will enter hold mode again. The control circuit diagram and operation flow chart are shown in Figure 8, and Figure 9 separately.

## Mode Register 2 (MR2 with SR=26H)

Mode Register 2 is organized as a 1-bit only register. This INTEN bit uses to disable/enable interrupt function. Instruction of DIS EN uses to reset INTEN bit logic 0 , and EN INT set INTEN bit to 1.

MR2 | 3 |  | 2 |  |
| :---: | :---: | :---: | :---: |
| $X$ | $X$ | $X$ | INTEN |

INTEN = 0 Disable any interrupt process.
$=1$ Enable interrupt process which IEF.n is set by 1.
X means do't care.
User can read/write and set/clear INTEN. At initial reset, MR2 is 0001B.

## Interrupt Enable Flag Register (IEF with SRP=07H)

The interrupt enable flag is organized as a 8-bit binary register (IEF. 0 to IEF.7) that IEFL and IEFH registers store IEF. $0 \sim$ IEF. 3 and IEF.4~IEF. 7 separately. These bits are used to control the interrupt conditions. It is controlled by the MOV IEF, \#I instruction with 8 bit immediate data. Of course, MOV IEFH, \#I and MOV IEFL, \#I instructions can be used with 4 bit immediate data. When one of these interrupts is accepted, the corresponding to the bit of the event flag will be reset by hardware, but the other bits are unaffected. In interrupt subroutine, these interrupts will be disable till the instruction MOV IEF, \#I or EN INT is executed again. Therefore, to enable these interrupts, the instructions MOV IEF, \#l or EN INT must be executed again. Otherwise, these interrupts can be disable by executing DIS INT instruction. The bit descriptions are as follows:


IEF. $0=1$ Interrupt 0 is accepted by overflow from the Divider
IEF. $1=1$ Interrupt 1 is accepted by underflow from the Timer 0.
IEF. $2=1$ Interrupt 2 is accepted by a signal change on port RC.
IEF. $3=1$ Interrupt 3 is accepted by a signal change on port RD
IEF. 4 Reserved
IEF. $5=1$ Interrupt 5 is accepted by speech play ending with SPC_busy falling edge
IEF. $6=1$ Interrupt 6 is accepted by melody play ending with MLD_busy falling edge
IEF. $7=1$ Interrupt 7 is accepted by underflow from Timer 1.
All bits can be read/write and set/clear by user.


Figure 8. Interrupt Event Control Diagram


Figure 9. Hold Mode and Interrupt Operation Flow Chart

## Hold Mode Operation

All operations of the $\mu \mathrm{C}$ cease in hold mode except for oscillator , timer, divider and LCD driver. The $\mu \mathrm{C}$ enters hold mode while the HOLD instruction is executed. The hold mode can be released by one of seven ways which are timer 0 underflow, timer 1 underflow, divider overflow, speech playing finished, melody playing finished, RC port pin state changed and RD port pin state changed. Before the device enters the hold mode, the HEF, PEF, and IEF flags must be set to define the hold mode release conditions. For more details, refer to the instruction sets and Figure 9.

## Event Flag Register (EVF with SRP=05H)

The event flag is organized as an 8-bit binary EVFO to EVF7 that EVFL and EVFH registers store EVF. 0 ~ EVF. 3 and

EVF. 4 ~ EVF. 7 separately. It is set by hardware and reset by CLR EVFL,\#I and MOV EVFH,\#I instruction or the occurrence of an interrupt. The bit descriptions are as follows:

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TM1 | Melody | Speech | X | RD | RC | TMO | DIV |
| EVFH $\rightarrow$ EVFL |  |  | EVFL |  |  |  |  |

EVF. $0=1$ Overflow from Divider occurred.
EVF. 1 = 1 Underflow from Timer 0 occurred.
EVF. 2 = 1 Statel change on port RC occurred.
EVF. $3=1$ State change on port RD occurred.

## EVF. 4 Reserved

EVF. $5=1$ Speech play ending with SPC_busy flag falling edge occurred.
EVF. $6=1$ Speech play ending with SPC_busy flag falling edge occurred.
EVF. 7 = 1 Underflow from Timer 1 occurred.
All bits can be read and clear only by user.

## Hold Mode Release Enable Flag Register (HEF with SRP=06H)

The hold mode release enable flag is organized as an 8-bit binary register (HEF. 0 to HEF.7) that HEFL and HEFH register store HEF.0~HEF. 3 and HEF.4~ HEF. 7 separately. The HEF is used to control the hold mode release conditions. It is controlled by the MOV HEF, \#I instruction with 8 bit immediate data, or MOV HEFH,\#I and MOV HEFL,\#I with 4 bit immediate data.. The bit descriptions are as follows:


HEF. $0=1$ Overflow from the Divider causes hold mode to be released.
HEF. 1 = 1 Underflow from Timer 0 causes hold mode to be released.
HEF. 2 = 1 Statel change on port RC causes hold mode to be released.
HEF. $3=1$ Statel change on port RD causes hold mode to be released
HEF. $5=1$ Speech play ending with SPC_busy flag falling edge causes hold mode to be released
HEF. $6=1$ Melody play ending with MLD_busy flag falling edge causes hold mode to be released
HEF. 7 = 1 Underflow from Timer 1 causes hold mode to be released.
All bits can be read/write and set/clear by user

## Hold mode release Condition Flag Register (HCFL, HCFH with SR=10H \& 11H )

The hold mode release condition flag is organized as a 8-bit binary register (HCFO to HCF7) that HCFL and HCFH registers store HCF.0~HCF. 3 and HCF.4~HCF. 7 separately. The hold mode has been released, and is loaded by
hardware. The HCF can be read out by the MOVA R, HCFL and MOVA R, HCFH instructions. When any of the HCF bits is "1," the hold mode will be released and the HOLD instruction is invalid. The HCF can be reset by the CLR EVFL/EVFH,\#I (EVF.n = 0) When EVF.n or HEF.n have been reset, the corresponding bit of HCF is reset simultaneously by hardware. The bit descriptions are as follows:


HCF. $0=1$ Hold mode was released by overflow from the Divider.
HCF. 1 = 1 Hold mode was released by underflow from the Timer 0.
HCF. $2=1$ Hold mode was released by a state change on port RC
HCF. 3 = 1 Hold mode was released by a state change on port RD
HCF. 4 reserved
HCF. $5=1$ Hold mode was released by speech play ending with SPC_busy falling edge
HCF. $6=1$ Hold mode was released by melody play ending with MLD_busy falling edge
HCF. 7 = 1 Hold mode was released by underflow from the Timer 1
All bits are read only by user and set/clear by chip hardware.

## Input/Output Ports RA, RB

Port RA consists of pins RA0 to RA3 and port RB consists of pins RB0 to RB3. At initial reset, input/output ports RA and RB are both in input mode. When RA and RB are used as output ports, CMOS or NMOS open drain output type can be selected by the PM0 special register. Each pin of port RA or RB can be specified as input or output mode independently by the PM1 and PM2 special registers. The MOVA R, PORTA or MOVA R, RORTB instructions operate the input functions and the MOV PORTA, R or MOV PORTB, R operate the output functions. For more details, refer to the instruction table and Figure 10

## Port Mode 0 Register (PM0 with SR=32H)

The port mode 0 register is organized as a 4-bit binary register (PM0.0 to PM0.3). PM0 can be used to determine the structure of the input/output ports; it is controlled by the MOV PMO, \#I instruction. The bit descriptions are as follows:

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| PMO | RD_PH | RC_PH | RB_NM | RA_NM |

RA_NM $=0$ RA port is CMOS output type.
$=1$ RA port is NMOS open drain output type.
RB_NM $=0$ RB port is CMOS output type.
$=1$ RB port is NMOS open drain output type.
RC_PH $=0 \quad$ RC port pull-high resistor is disabled.
$=1$ RC port pull-high resistor is enabled.
RD_PH $=0$ RD port pull-high resistor is disabled.
$=1$ RD port pull-high resistor is enabled.
All bit can be read/write and set/clear by user. At initial reset, PMO is equal to "0000" that port RA, RB are CMOS type input mode, and port RC, RD are disable pull-high resistor.

## Port Mode Register 1 and 2 (PM1, PM2 with SR=36H, 37H)

The port mode 1, 2 registers are organized as a 4-bit binary PM1.0 to PM1.3 and PM2.0~PM2.3. PM1 (PM2) can be used to control the input/output mode of port RA (RB) . PM1 (PM2) is controlled by the MOV PM1, \#l (MOV PM2, \#I) instruction. The bit descriptions are as follows:

|  | 3 | 2 | 1 | 0 |
| ---: | ---: | :---: | :---: | :---: |
|  | RM3IN | RA2IN | RA1IN | RA0IN |
|  |  |  |  |  |
| RAOIN | $=0$ | RB0 works as output pin; |  |  |
|  | $=1$ | RB. 0 works as input pin |  |  |
| RA1IN | $=0$ | RB1 works as output pin; |  |  |
|  | $=1$ | RB. 1 works as input pin |  |  |
| RA2IN | $=0$ | RB2 works as output pin; |  |  |
|  | $=1$ | RB. 2 works as input pin |  |  |
| RA3IN | $=0$ | RB3 works as output pin; |  |  |
|  | $=1$ | RB. 3 works as input pin |  |  |


|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| PM2 | RB3IN | RB2IN | RB1IN | RBOIN |
| RBOIN $=0$ RBO works as output pin; $=1$ RB. 0 works as input pin |  |  |  |  |
| RB1IN $=0$ RB1 works as output pin; $=1$ RB. 1 works as input pin |  |  |  |  |
| RB2IN $=0 \quad$ RB2 works as output pin; $=1$ RB. 2 works as input pin |  |  |  |  |
| RB3IN $=0$ RB3 works as output pin; <br> $=1$ RB. 3 works as input pin |  |  |  |  |

All bit can be read/write and set/clear by user. At initial reset, port RA, RB is input mode (PM1, PM2 = 1111B).

## Port A Register (PORTA with SR=38H)

This register stores the current port RA pin state by MOV PORTA, R and MOV R, PORTA instructions. When port A is input, the register is read only. Otherwise PORTA is written during port RA output mode.

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| PORTA | PA3 | PA2 | PA1 | PA0 |
|  |  |  |  |  |

## Port B Register (PORTB with SR=39H)

This register stores the current port RB pin state by MOV PORTB, R and MOV R, PORTB instructions. When port RB is input, the register is read only. Otherwise PORTB is writen during port RB output mode.

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| PORTB | PB3 | PB2 | PB1 | PB0 |
|  |  |  |  |  |

## Input/Output Pin of the RA \& RB



MOVA R, PORTA (MOVA R, RORTB) instruction

Figure 10. Architecture of RA (RB) Input/Output Pins

## Input Ports RC, RD

Port RC consists of pins RC0 to RC3, and port RD consists of pins RD0 to RD3. Each pin of port RC and port RD can be connected to a pull-up resistor, which is controlled by the port mode 0 register (PMO). When the PEF, HEF, and IEF corresponding to the RC (RD) port are set, a statel change at the specified pins of port RC ( $R D$ ) will execute the hold mode release or interrupt subroutine. Port status register 0 and 1 (PSR0, PSR1) record the signal changing status on the port RC and RD. PSRO(PSR1) can be read out and cleared by the MOVA R, PSRO( MOVA R, PSRO) and CLR PSR0 ( CLR PSR1) instructions. Refer to Figure 11 and the instruction sets for more details.

## Port Enable Flag for hold mode (PEFL, PEFH with SR=14H, 15H)

The port enable flag is organized as 8 -bit binary register (PEF. 0 to PEF.7) that PEFL and PEFH registers store PEF.0~PEF. 3 and PEF.4~PEF. 7 separately. PEFL controls port RC status, and PEFH is responsible port RD status. Before port RC, RD may be used to release the hold mode or preform interrupt function, the content of the PEF must be set first. If PEF is wirtten to "1", the function will be enable. The PEF is controlled by the MOV PEF, \#l instruction with 8 bit immediate data. Both MOV PEFH,\#I and MOV PEFH,\#I can also be used with 4 bit immediate data. The bit descriptions are as follows:


PEF. $0=1$ : State change on pin RC0 to release hold mode or perform interrupt PEF. $1=1$ : State change on pin RC1 to release hold mode or perform interrupt PEF. $2=1$ : State change on pin RC2 to release hold mode or perform interrupt PEF. 3 =1 : State change on pin RC31 to release hold mode or perform interrupt PEF. $4=1$ : State change on pin RD0 to release hold mode or perform interrupt

PEF. $5=1$ : State change on pin RD1 to release hold mode or perform interrupt
PEF. $6=1$ : State change on pin RD2 to release hold mode or perform interrupt
PEF. $7=1$ : State change on pin RD3 to release hold mode or perform interrupt
All bit can be read/write and set/clear by user.

## Port Status Register 0 and 1 (PSR0, PSR1 with 34H, 35H)

Port status register 0 and 1 are organized as 4-bit binary PSR0.0 to PSR0.3 and PSR1.0 to PSR1.3. PSR0 ( PSR1) will have the chance to be set to "1" if the PEF.n is enable and RCn (RDn) input state is changed. Then hold mode or interupt will be occurred. Refer to Figure 10. PSR0 (PSR1) can be read or cleared by the MOVA R, PSR0 (MOVA R, PSRO ), and CLR PSRO(CLR PSRO) instructions. The bit descriptions are as follows:

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| PSR0 | RC3EG | RC2EG | RC1EG | RC0EG |

Bit $0=1$ : RC0 input signal state is changed
$=0:$ RC0 input signal state isn't changed
Bit $1=1$ : RC1 input signal state is changed
$=0: R C 1$ input signal state isn't changed
Bit $2=1:$ RC2 input signal state is changed
$=0:$ RC2 input signal state isn't changed
Bit $3=1$ : RC3 input signal state is changed
$=0:$ RC3 input signal state isn't changed
All bit can be read only, and clear 4bit simultaneously. At initial reset , PSR1 is 0000B


Bit $0=1$ : RDO input signal state is changed
$=0$ : RDO input signal state isn't changed
Bit $1=1$ : RD1 input signal state is changed
$=0:$ RD1 input signal state isn't changed
Bit $2=1:$ RD2 input signal state is changed
$=0:$ RD2 input signal state isn't changed
Bit $3=1$ : RD3 input signal state is changed
$=0$ : RD3 input signal state isn't changed
All bit can be read only, and clear 4bit simultaneously. At initial reset , PSR1 is 0000B

## Port C Register (PORTC with SR=3AH)

This register stores the port RC current input state by MOV R, PORTC instructions.

| 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: |
| PORTC | PC3 | PC2 | PC1 | PC0 |

## Port D Register (PORTD with SR=3BH)

This register stores the port RD current input state by MOV R, PORTD instructions.

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| PORTD | PD3 | PD2 | PD1 | PD0 |
|  |  |  |  |  |

## Output Port RE

When the MOV PORTE, R instruction is executed, the data in the RAM will be output to port RE. The RE3 pin can use to output TONE from Timer 1 if TONE option bit is set to 1 .
Port E Register (PORTE with SR=3CH)
This register stores the current Port RE output state by MOV PORTE, R instructions.

| 3 | 2 | 1 | 0 |  |
| :---: | :---: | :---: | :---: | :---: |
| PORTE | PE3 | PE2 | PE1 | PE0 |



Figure 11. Architecture of Input Ports RC (RD)

## Reset Function

The W533X2 is reset either by a power-on reset or $\overline{\mathrm{RES}}$ active low pulse. The initial reset state of internal special register and Input/Output are shown as Table 4.

| Program Counter (PC) | 0000 B |
| :--- | :--- |
| Input/output ports RA, RB | Input mode |
| Output port RE | 0000 B |
| RA \& RB ports output type | CMOS type |
| RC \& RD ports pull-high resistors | Disable |
| System Clock Input | Fs (32768HZ) |
| Timer 0 input clock | Fosc/4 |
| Timer 1 input clock | Fosc |
| Input clock of the watchdog timer | Fosc/1024 |
| LCD display | OFF |
| LCD Bias | $1 / 7$ bias |
| LCD Duty | $1 / 32$ duty |
| LCD Internal Pump Circuit | Enable |
| LCD Pump Voltage | Triple pump |
| SCR register | 0001 B |
| MR2 register (INTEN flag) | 0001 B |
| PM1,PM2 register | 1111 B |
| Others Registers | 0000 B |

Table 4: Default value at initial Reset

## PART B: SPEECH and MELODY FUNCTION

Both speech and melody use the same clock source from Rosc pin and these two functions can be played at the same time. When speech or melody is playing, the Rosc clock is enable, otherwise clock is disable for power saving. Either speech synthesiaer or melody sound tone can be output to PWM1 and PWM2 and direct driving speaker. Speech coding can select whether two LED output pin will be active. And LED1 can also use to active depended on melody output
volume.

## FLAG0 Register (FLAG0 with SR=22H)

FLAGO is organized as a 4-bit register and used to control the speech and melody synthesizers. FLAG0.1~0 are read/write and set/clear by user., but FLAG0.3 ~ FLAG0.2 are set/clear by chip hardware. At initial reset, FLAG0 is 0000B. The bit description are as following.

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | MLAG_busy | SPC_busy | MLD_play | SPC_play |
|  | MLD_b |  |  |  |

SPC_paly =0 : Speech play is disable
$=1$ : Speech play is enable.
MLD_paly $=0$ : Melody play is disbale.
$=1$ : Melody play is enable.
SPC_busy $=0$ : Speech play is finished
$=1$ : Speech play is processing
MLD_busy $=0$ : Melody play is finished.
$=1$ : melody play is processing

## SPEECH Function

There are 1.4M bits dedicated speech ROM for speech synthesizer, and can be sepatated as 255 sections different voice maximun by WINBOND ADPCM power speech coding system. Uc needs to write play section number in SPCH, SPCL , and set SPC_play option bit to "1" (bit 0 of FLAG0 special register) to play speech voice. Then SPC_busy bit (bit 2 of FLAGO) will be changed from low to high and keeps high till speech play is ending. If interrupt flag or hold mode flag IEF.5, HEF.5, HCF. 5 are set, interrupt or hold mode release will be processed while SPC_busy falling edge occurred. The circuit structure is shown in Figure 12. SPC_play bit can be set to "1" again, after section number had been finished parallel to serial of previous SPC_play edge. There are minimun 8 instruction delay of two continuous SPC_play rising shown in Figure 12.
Two LED output with 3HZ frequency can be used to drive external LED during speech playing. The SPCH, SPCL will be latched during SPC_play risng edge. The speech synthesizer is disabled when MLD_busy bit (bit 3 of FLAGO) is 1, and so is the melody synthesizer when SPC_busy bit is 1 .
The SPC_play is set to 1 to activate the speech synthesizer. The speech synthesizer receives the rising edge of SPC_play then plays the voice section pointed by SPC.7~SPC. 0 and pull the voltage level of SPC_busy to logic 1 . The SPC_busy is cleared by hardware when:

1. the speech synthesizer finishes its tasks and executes an END command;
2.the speech synthesizer receives a rising edge of SPC_play again and the content of SPC.7~SPC. 0 is 00 H , which forces the speech synthesizer into STANDBY mode whether the tasks is finished or not.


Figure 12. Speech Circuit Diagram

## Speech Section Register (SPCL, SPCH with SR=1E, 1F)

The SPCH and SPCL registers named as SPC. $7 \sim$ SPC. 0 define the speech section that the speech synthesizer is required to play. The SPCH represents the high nibble SPC. 7 ~ SPC. 4 while the SPCL represents the low nibble SPC. 3 $\sim$ SPC. 0 . When the speech synthesizer is actived, it plays the voice section pointed by the SPC. $7 \sim$ SPC .0 with maximun 255 sections ( 01 h to FFh ). If the content of the SPC register is set to 0 , a speech-play command becomes a speech-stop command.


## Melody Function

There are 1 k notes ( 22 bits per note) dedicated ROM for dual tone melody code, can be separated as 31 different scores maximun. Uc controls the dual tone melody by the same methodology as speech playing. The melody scores can be write to MLDH, MLDL register. Then MLD_play is enable high to play melody, and the MLD_busy bit will be changed from low to high and keeps high till melody play is ending. If interrupt flag or hold mode flag IEF.6, HEF.6, HCF. 6 are set, interrupt or hold mode release will be processed while MLD_busy falling edge occurred. The MLDH, MLDL will be latched during MLD_play. User can select melody play mode by OSB bit (bit 2 of MLDH). In one-shot trigger mode (OSB=0) , the melody synthesizer receives a rising edge of MLD_play then plays the score pointed by MLD5~MLD. 0 and pull the voltage level of the MLD_busy to logic 1. When the melody synthesizer finishes its tasks or it receives a rising edge of MLD_play with the score number 00 H , the melody synthesizer enters the standby mode and MLD_busy is pulled to logic 0 . In level-trig mode( OSB=1), the melody synthesizer plays the pointed score when MLD_busy is set to 1 . The MLD pointed score is repeatedly played and the MLD_busy is pulled high until the MLD_play is cleared by user.


Figure 13. Melody Circuit Diagram

## Melody scores Register (MLDL, MLDH with SR=1CH, 1DH)

MLD register is organized by two 4-bit registers, MLDH and MLDL. The MLDH represents the high nibble of MLED1, MLEDO , OSB, MLD. 4 while the MLDL represents the low nibble MLD. 3 ~ MLD. 0 . The MLD. 4 ~ MLD. 0 performs a 5 -bit pointer of scores, and MLED1~0 use to control LED1 pin active type during melody playing. When the melody synthesizer is actived, it plays the score section pointed by the MLD. 4 ~ MLD. 0 . From score 01 H to score 1FH, 31 scores can be
pointed by the MLD register. When the melody synthesizer is one-shot trigger mode and MLD. $4 \sim$ MLD. 0 is set to 00 H , a melody-play command becomes a melody-stop command.

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MLD | MLED1 | MLEDO | OSB | MLD. 4 | MLD. 3 | MLD. 2 | MLD. 1 | MLD. 0 |
|  | < MLDH $><$ MLDL |  |  |  |  |  |  |  |

MLD. 4 ~ MLD. 0 are the melody score number with 31 scores maximun.
OSB=0 : Melody play mode by one shot trgger
=1 : Melody play mode by level trigger
MLED1~0: Selct LED1 output pin active type while melody is playing.
00: LED1 is disable during melody is playing
01: LED1 will be active during melody volume high than low level
10: LED1 will be active during melody volume high than middle level
11: LED1 will be active during melody volume high than high level

## PART C: LCD FUNCTION

The W53322/W53342 can directly drive an LCD panel with 32 common output pins and $48 / 64$ segment output pins for a total of $32 \times 48 / 64$ dots and the frame updating rate is 64 Hz . Two registers LCDM1 and LCDM2 can use to select different LCD operating type such as duty cycle, bias ratio, maximun pump voltage, internal shunt resistor and enable LCD pump voltage circuit by instruction MOV LCDM1, \#l ; MOV LCDM1, RL (where RL is thelow 9 bit of RAM address ) and MOV LCDM1, ACC. For power saving issue, LCDEN bit (bit 1 of MRO register) can select LCD panel on or off ; it is controlled by the LCDON and LCDOFF instructions. The LCDON instruction turns the LCD display on (even in HOLD mode), and the LCDOFF instruction turns the LCD display off. At initial reset, the LCDM1 is 0000B that LCD operating condition is $1 / 32$ duty, $1 / 7$ bias, triple pump voltage with internal shunt resistor, and all the LCD segments are lit. When the initial reset state ends, the LCD display is turned off automatically. The circuit architecture is shown as Figure 14. Many different application condition are shown from Figure 15 to 22.


Figure 14. LCD Driver Circuit Diagram

## LCD pattern RAM (LCDR000H~LCDR0FFH/LCDR17FH/LCDR1FFH)

Corresponding to the 48/64 LCD drive output pins, there are 384/512 LCD data RAM from 200 H to $37 \mathrm{FH} / 3 \mathrm{FFH}$ or named as LCDR000H to LCDR17FH/LCDR1FFH. In fact, they are also general purpose RAM, all the operatin instruction is same as RAM area 00H~1FFH. But instructions such as MOV LCDR,\#I, MOV WR, LCDR ; MOV LCDR,WR and MOV LCDR, ACC are also available to control the LCD data RAM because LCDR will be added 1FFH in cross assembler automatically. When the bit value of the LCD data RAM is written "1", the LCD dot is turned on. Otherwise LCD dot is turnned off if RAM bit data is written " 0 ". The contents of the LCD data RAM (LCDR) are sent out to the SEG0~SEG47/SEG63 pins by a direct memory access. The relation between the LCD data RAM and segment/common pins is shown Table 5

| LCD DATA RAM | OUTPUT PIN | BIT3 | BIT 2 | BIT 1 | BIT 0 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LCDR000 ( RAM200) |  | COM3 | COM2 | COM1 | COM0 |
| LCDR001 ( RAM201) |  | COM7 | COM6 | COM5 | COM4 |
| LCDR002 ( RAM202) |  | COM11 | COM10 | COM9 | COM8 |
| LCDR003 ( RAM203) |  | COM15 | COM14 | COM13 | COM12 |


| LCDR004 ( RAM204) | SEG0 | COM19 | COM18 | COM17 | COM16 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LCDR005 ( RAM205) |  | COM23 | COM22 | COM21 | COM20 |
| LCDR006 ( RAM206) |  | COM27 | COM26 | COM25 | COM24 |
| LCDR007 ( RAM207) |  | COM31 | COM30 | COM29 | COM28 |
| LCDR008 ( RAM208) | SEG1 | COM3 | COM2 | COM1 | COM0 |
| LCDR009 ( RAM209) |  | COM7 | COM6 | COM5 | COM4 |
| LCDR00A ( RAM20A) |  | COM11 | COM10 | COM9 | COM8 |
| LCDR00B ( RAM20B) |  | COM15 | COM14 | COM13 | COM12 |
| LCDR00C ( RAM20C) |  | COM19 | COM18 | COM17 | COM16 |
| LCDR00D ( RAM20D) |  | COM23 | COM22 | COM21 | COM20 |
| LCDR00E ( RAM20E) |  | COM27 | COM26 | COM25 | COM24 |
| LCDR00F ( RAM20F) |  | COM31 | COM30 | COM29 | COM28 |
| : | . | : | : |  | : |
|  | : |  |  |  |  |
| LCDR1F8 ( RAM3F8) | SEG63 | COM3 | COM2 | COM1 | COM0 |
| LCDR1F9 ( RAM3F9) |  | COM7 | COM6 | COM5 | COM4 |
| LCDR1FA ( RAM3FA) |  | COM11 | COM10 | COM9 | COM8 |
| LCDR1FB ( RAM3FB) |  | COM15 | COM14 | COM13 | COM12 |
| LCDR1FC (RAM3FC |  | COM19 | COM18 | COM17 | COM16 |
| LCDR1FD ( RAM3FD <br> ) |  | COM23 | COM22 | COM21 | COM20 |
| LCDR1FE ( RAM3FE) |  | COM27 | COM26 | COM25 | COM24 |
| LCDR1FF ( RAM3FF) |  | COM31 | COM30 | COM29 | COM28 |

Table5. W53342 LCD RAM mapping to segment and common output pins

## LCD Mode Register 1 (LCDM1 with SR=2AH)

The LCDM1 register is organized as 4 bit LCDM1.0~LCDM1.3 that LCD duty cycle, bias ratio, pump voltage, internal shunt resistor can be selected by instruction MOV LCDM1, \#l ; MOV LCDM1, RL (where RL is thelow 9 bit of RAM address ) and MOV LCDM1, ACC.
The COM32B defines the duty cycle. The BIAS7B controls bias ratio to match the characteristic of LCD panel. The PMPV3B is used to choose COM/SEG output maximun voltage either doubler or tripler when the build-in LCD voltage pump circuit is enable. The voltage tripler should be enabled for 3 V operating voltage, and the voltage doubler shoule be enabled for 4.5 V operating voltage. The INTSRB is used to select the internal shunt reistoe for V2~V6 output power. Please refer to following application circuits. The output waveforms for the five LCD driving modes are shown in Figure

14 to Figure XX

|  | 3 | 2 | 1 |
| :---: | :---: | :---: | :---: |
| LCDM1 | COM32B | BIAS7B | PMPV3B | INTSRB 8.

INTSRB $=0$ Internal shunt resistor is available between V2~V6
$=1$ External shunt resistor is needed between V2 ~V6.
PMPV3B $=0 \quad$ Triple pump voltage available (suggeset while VDD=3v)
$=1$ Double pump voltage available (suggest while VDD=4.5v)
BIAS7B $=0 \quad 1 / 7$ bias available ( suggeset for 32 common)
$=1 \quad 1 / 5$ bias available (suggest for 16 common)
COM32B $=0 \quad 1 / 32$ duty, COM0~COM31 output available
$=1 \quad 1 / 16$ duty, COM0~ COM15 output available
All bit can write only. At initial reset, LCDM1 is 0000B

## LCD frame rate divider (LDIV with SR=12H)

The LDIV register is used to define the frame rate of LCD driver. The relationship between the frame rate of LCD driver and the LDIV value is : FLCD $=32768$ / [(LDIV+1)*64]. If LDIV value is set to 7 (default value), the frame rate of LCD driver is 64 Hz . For $1 / 16$ duty ( while LCDM1 bit $3=0$ ), please MOV LDIV, \#1111B to get 64 hz frame rate. Otherwise the fame rate will be 128 HZ .

LDIV

| 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: |
| LDIV.3 | LDIV.2 | LDIV.1 | LDIV.0 |



Figure 15. Triple pump voltage and internal shunt resistor


Figure 16. Double pump voltage and internal shunt resistor


Figure 17. $1 / 7$ bias, Triple pump voltage and external shunt resistor


Figure 18. $1 / 5$ bias, Triple pump voltage and external shunt resistor


Figure 19. External LCD voltage and external shunt resistor at VDD=3v


Figure 20. External LCD voltage and external shunt resistor at VDD=4.5v


Figure 21. 1/7 bias, External LCD voltage and external shunt resistor


Figure 22. 1/5 bias, External LCD voltage and external shunt resistor


Figure 23. W53342 Common/Segment driving pattern

Accoding Figure 23 pattern assignment, we can get the common, segment output waveform as Figure 24 for $1 / 7$ bias, and Figure 25 for $1 / 5$ bias.


Figure 24. 1/7 bias, $1 / 32$ duty driving waveform


Figure 25. 1/5 bias, 1/16 duty driving waveform

## ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
| :--- | :--- | :--- |
| Supply Voltage to Ground Potential | -0.3 to +7.0 | V |
| Applied Input/Output Voltage | -0.3 to +7.0 | V |
| Power Dissipation | 120 | mW |
| Ambient Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| VDD3 Input Voltage | 12 | V |

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

## DC CHARACTERISTICS

(VDD-VSS $=3.0 \mathrm{~V}, \mathrm{Fm}=1 \mathrm{MHz}, \mathrm{Fs}=32.768 \mathrm{KHz}, \mathrm{TA}=25^{\circ} \mathrm{C}$, LCD on and dot size is $0.5 \mathrm{mmm}{ }^{*} 0.5 \mathrm{~mm}$ ; unless otherwise specified)

| PARAMETER | SYM. | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Op. Voltage | VDD |  | 2.4 |  | 5.5 | V |
| Op. Current (No Load) | IOP1 | Dual clock with crystal | - | 250 | 300 | uA |
|  |  | Dual clock with RC type |  | 250 | 300 | uA |
|  |  | Single Clock, LCD ON |  | 60 | 100 | uA |
| Hold Mode Current (No Load, LCD OFF) | lop2 | Dual clock with crystal |  | 120 | 150 | uA |
|  |  | Dual clock with RC type |  | 120 | 150 |  |
|  |  | Single clock |  | 6 | 10 |  |
| Stop Mode Current | Iop3 | LCD OFF |  |  | 1 | uA |
| Input Low Voltage | VIL | - | VSS | - | $0.3^{*} \mathrm{VDD}$ | V |
| Input High Voltage | VIH | - | 0.7 | - | 1 | VDD |
| Port RA, RB Output Low Voltage | VABL | $\mathrm{IOL}=2.0 \mathrm{~mA}$ | - | - | 0.4 | V |
| Port RA, RB Output High Voltage | VABH | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | V |
| Port RE Sink Current | IEL | $\mathrm{VOL}=0.4 \mathrm{~V}$ | 2 | - | - | mA |
| Port RE Source Current | IEH | $\mathrm{VOH}=2.4 \mathrm{~V}$ | -2 | - | - | mA |
| Pull-up Resistor | RCD | Port RC, RD | 100 | 350 | 1000 | K $\Omega$ |
| RES Pull-up Resistor | RRES | - | 20 | 100 | 500 | $\mathrm{K} \Omega$ |
| LED1/LED2 Sink Current | ILED | $\mathrm{VO}=1$ volt |  | 8 |  | mA |
| PWM1/2 Source Current | ISPH | VOL $=2.4 \mathrm{~V}$ CUR1~0 $=00$ | -30 |  |  | mA |
|  |  | VOL $=2.4 \mathrm{~V}$ CUR1~0=01 | -60 |  |  |  |
|  |  | VOL $=2.4 \mathrm{~V}$ CUR1~0=10 | -90 |  |  |  |
|  |  | $\mathrm{VOL}=2.4 \mathrm{~V}$ CUR1~0=11 | -120 |  |  |  |


| PWM1/2 Sink Current | ISPL | VOL $=0.6 \mathrm{~V}$ CUR1~0=00 | 30 |  |  | mA |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{VOL}=0.6 \mathrm{~V}$ CUR1~0=01 | 60 |  |  |  |
|  |  | $\mathrm{VOL}=0.6 \mathrm{~V}$ CUR1 $\sim 0=10$ | 90 |  |  |  |
|  |  | VOL $=0.6 \mathrm{~V}$ CUR1~0 $=11$ | 120 |  |  |  |
| LCD Supply Current | ILCD | dot size $0.5 \mathrm{~mm}^{*} 0.5 \mathrm{mmm}$, All Seg. ON | - | 50 | - | $\mu \mathrm{A}$ |
| COM/SEG On Resistor | Ron | $\mathrm{IOH}= \pm 50 \mu \mathrm{~A}$ |  | 5K | 10K | $\Omega$ |
| PARAMETER | SYM. | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| VDD2 output voltage | VDOB | $\text { VLCDEXT }=0 \text { \& }$ PMPV3B=0 |  | 2 |  | VDD |
|  |  | $\text { VLCDEXT }=0 \text { \& }$ PMPV3B=1 |  | 1 |  |  |
| VDD3 output Voltage | VTRI | VLCDEXT $=0$ \& PMPV3B=0 |  | 3 |  | VDD |
|  |  | $\text { VLCDEXT }=0 \text { \& }$ PMPV3B=1 |  | 2 |  |  |
| VDD3 Input Voltage | VLCD | VLCDEXT=1 |  | 7 | 10 | V |

## AC CHARATERISTICS

(VDD-VSS $=3.0 \mathrm{~V}, \mathrm{Fm}=1 \mathrm{MHz}, \mathrm{Fs}=32.768 \mathrm{KHz}, \mathrm{TA}=25^{\circ} \mathrm{C}, \mathrm{LCD}$ on; unless otherwise specified)

| PARAMETER | SYM. | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Sub-clock Frequency | FS | Crystal type |  | 32768 |  | Hz |
| Main-clock Frequency | FM | RC type/Crystal type | 400 | - | 4190 | KHz |
| Op. Frequency | Fosc | SCR. $0=1$ |  | 32768 |  | KHz |
|  |  | SCR. $0=0$ | 400 | - | 4190 |  |
| Instruction Cycle Time | TCYC | One machine cycle | - | $\begin{aligned} & \text { 4/FOS } \\ & \mathrm{C} \end{aligned}$ | - | S |
| Reset Active Width | TRA | FOSC $=32.768 \mathrm{KHz}$ | 1 |  |  | $\mu \mathrm{S}$ |
| Interrupt Active Width | TIAW | FOSC $=32.768 \mathrm{KHz}$ | 1 | - | - | $\mu \mathrm{S}$ |
| Main clock RC frequency | $\begin{aligned} & \text { FRXI } \\ & \mathrm{N} \end{aligned}$ | RXIN $=2.4 \mathrm{M} \Omega$ |  | 400K |  | Hz |
|  |  | RXIN $=1.2 \mathrm{M} \Omega$ |  | 800K |  |  |
|  |  | RXIN $=910 \mathrm{~K} \Omega$ |  | 1M |  |  |
|  |  | RXIN $=160 \mathrm{~K} \Omega$ |  | 4M |  |  |
| Frequency Deviation of main-clock $\operatorname{FRXIN}=1 \mathrm{MHz}$ | $\frac{\Delta f}{f}$ | $\frac{f(3 V)-f(2.4 V)}{f(3 V)}$ | - | - | 10 | \% |
| ROSC Frequency | $\begin{aligned} & \text { FROS } \\ & \text { C } \end{aligned}$ | ROSC $=1.2 \mathrm{M} \Omega$ |  | 3.23 |  | MHz |
| Frequency Deviation of FROSC $=3 \mathrm{MHz}$ | $\frac{\Delta f}{f}$ | $\frac{f(3 V)-f(2.4 V)}{f(3 V)}$ | - | - | 10 | \% |
| Frame frequency | FLCD | LDIV $=0111 \mathrm{~b}$ \& $1 / 32$ duty |  | 64 |  | Hz |
|  |  | LDIV $=1111 \mathrm{~b}$ \& $1 / 16$ duty |  | 64 |  | Hz |

TYPICAL APPLICATION CIRCUIT


## INSTRUCTION SET TABLE

## SYMBOL DESCRIPTION

| WR: | Working RAM |
| :--- | :--- |
| SR: | special register |
| SRP: | special register pair |
| ACC: | Accumulator |
| ACC.n: | Accumulator bit $n$ |
| R: | Memory (RAM) addressed by 10 bit direct address R |
| R.n: | Bit $n$ of memory (RAM) addressed by 10 bit direct address R |
| RL: | Lower-half memory (RAM) addressed by 9 bit direct address RL |
| RL.n: | Bit $n$ of lower-half memory (RAM) addressed by 9 bit direct address RL |
| P: | RAM pointer RP0/RP1 |
| @P: | Memory (RAM) addressed by pointer RP0/RP1 |
| @P.n: | Memory (RAM) bit $n$ addressed by pointer RPO/RP1 |
| LUPC: | ROM pointer, for use of look-up-table |
| @LUPC: | Memory (ROM) addressed by pointer LUPC |
| I: | Constant parameter |
| L: | Branch or jump address |
| CF: | Carry Flag |
| ZF: | Zero Flag |
| PC: | Program Counter |


| $!=:$ | Not equal |
| :--- | :--- |
| $\&:$ | AND |
| $\wedge:$ | OR |
| EX: | Exclusive OR |
| $\leftarrow:$ | Transfer direction, result |

COMPLETE INSTRUCTION SET TABLE 2

| MNEMONIC |  | FUNCTION | FLAG <br> AFFECTED | CYCLE |
| :---: | :---: | :---: | :---: | :---: |
| Arithmetic \& Logic Operations |  |  |  |  |
| ADDC | R, ACC | ACC $\leftarrow \mathrm{R}+\mathrm{ACC}+\mathrm{CF}$ | CF \& ZF | 1 |
| ADDC | @RP0, ACC | $\mathrm{ACC} \leftarrow$ @RP0 + ACC + CF | CF \& ZF | 1 |
| ADDC | @RP1, ACC | $\mathrm{ACC} \leftarrow$ @RP1 + ACC + CF | CF \& ZF | 1 |
| ADDC | WR, \#I | $\mathrm{ACC} \leftarrow \mathrm{WR}+\mathrm{I}+\mathrm{CF}$ | CF \& ZF | 1 |
| ADDC | @RP0, \#I | ACC $\leftarrow$ @RP0 + I + CF | CF \& ZF | 1 |
| ADDC | @RP1, \#I | $\mathrm{ACC} \leftarrow @ \mathrm{RP1}+\mathrm{I}+\mathrm{CF}$ | CF \& ZF | 1 |
| ADDC | ACC, \#I | ACC $\leftarrow \mathrm{ACC}+\mathrm{I}+\mathrm{CF}$ | CF \& ZF | 1 |
| ADDCR | R, ACC | ACC, $R \leftarrow R+A C C+C F$ | CF \& ZF | 1 |
| ADDCR | @RP0, ACC | ACC, @RP0 ¢@RP0 + ACC + CF | CF \& ZF | 1 |
| ADDCR | @RP1, ACC | ACC, @RP1 $\leftarrow$ @RP1 + ACC + CF | CF \& ZF | 1 |
| ADDCR | WR, \#I | ACC, WR $\leftarrow \mathrm{WR}+\mathrm{I}+\mathrm{CF}$ | CF \& ZF | 1 |
| ADDCR | @RP0, \#1 | ACC, @RP0 ¢ @RP0 + I + CF | CF \& ZF | 1 |
| ADDCR | @RP1, \#I | ACC, @RP1 $\leftarrow$ @RP1 + I + CF | CF \& ZF | 1 |
| ADD | R, ACC | ACC $\leftarrow R+A C C$ | CF \& ZF | 1 |
| ADD | @RP0, ACC | ACC $\leftarrow @ R P 0$ + ACC | CF \& ZF | 1 |
| ADD | @RP1, ACC | ACC $\leftarrow @ R \mathrm{RP1}+\mathrm{ACC}$ | CF \& ZF | 1 |
| ADD | WR, \#I | $\mathrm{ACC} \leftarrow \mathrm{WR}+\mathrm{I}$ | CF \& ZF | 1 |
| ADD | @RP0, \#I | ACC $\leftarrow @ R P 0$ + I | CF \& ZF | 1 |
| ADD | @RP1, \#1 | ACC $\leftarrow$ @ RP1 + I | CF \& ZF | 1 |
| ADD | ACC, \#I | $\mathrm{ACC} \leftarrow \mathrm{ACC}+1$ | CF \& ZF | 1 |
| ADDR | R, ACC | ACC, $\mathrm{R} \leftarrow \mathrm{R}+\mathrm{ACC}$ | CF \& ZF | 1 |
| ADDR | @RP0, ACC | ACC, @RP0 ¢@RP0 + ACC | CF \& ZF | 1 |
| ADDR | @RP1, ACC | ACC, @RP1 $\leftarrow @ R$ P1 + ACC | CF \& ZF | 1 |
| ADDR | WR, \#I | $\mathrm{ACC}, \mathrm{WR} \leftarrow \mathrm{WR}+\mathrm{I}$ | CF \& ZF | 1 |
| ADDR | @RP0, \#I | ACC, @RP0 $\leftarrow @$ RP0 + I | CF \& ZF | 1 |
| ADDR | @RP1, \#I | ACC, @RP1 $\leftarrow$ @RP1 + I | CF \& ZF | 1 |

## ilininbond

| ADDU | R, ACC | ACC $\leftarrow \mathrm{R}+\mathrm{ACC}$ | ZF | 1 |
| :---: | :---: | :---: | :---: | :---: |
| ADDU | @RP0, ACC | ACC $\leftarrow$ @RP0 + ACC | ZF | 1 |
| ADDU | @RP1, ACC | ACC $\leftarrow @$ RP1 + ACC | ZF | 1 |
| ADDU | WR, \#I | $\mathrm{ACC} \leftarrow \mathrm{WR}+\mathrm{I}$ | ZF | 1 |
| ADDU | @RP0, \#I | ACC $\leftarrow$ @RP0 + I | ZF | 1 |
| ADDU | @RP1, \#I | ACC $\leftarrow @ R P 1+1$ | ZF | 1 |
| ADDU | ACC, \#I | $\mathrm{ACC} \leftarrow \mathrm{ACC}+1$ | ZF | 1 |
| ADDUR | R, ACC | $A C C, R \leftarrow R+A C C$ | ZF | 1 |
| ADDUR | @RP0, ACC | ACC, @RP0 ¢@RP0 + ACC | ZF | 1 |
| ADDUR | @RP1, ACC | ACC, @RP1 $\leftarrow$ @RP1 + ACC | ZF | 1 |
| ADDUR | WR, \#I | ACC, WR $\leftarrow \mathrm{WR}+\mathrm{I}$ | ZF | 1 |
| ADDUR | @RP0, \#I | ACC, @RP0 ¢ @ RP0 + I | ZF | 1 |
| ADDUR | @RP1, \#I | ACC, @RP1 ¢ @RP1 + I | ZF | 1 |
| SUBB | R, ACC | ACC $\leftarrow$ R - ACC - CF | CF \& ZF | 1 |
| SUBB | @RP0, ACC | ACC $\leftarrow$ @RP0 - ACC - CF | CF \& ZF | 1 |
| SUBB | @RP1, ACC | ACC $\leftarrow @ R P 1$ - ACC - CF | CF \& ZF | 1 |
| SUBB | WR \#I | ACC $\leftarrow$ WR - I- CF | CF \& ZF | 1 |
| SUBB | @RP0, \#I | ACC $\leftarrow @$ RP0-I-CF | CF \& ZF | 1 |
| SUBB | @RP1, \#I | ACC $\leftarrow @$ RP1-I-CF | CF \& ZF | 1 |
| SUBB | ACC, \#I | ACC $\leftarrow$ ACC - I - CF | CF \& ZF | 1 |
| SUBBR | R, ACC | ACC, R $\leftarrow \mathrm{R}$ - ACC - CF | CF \& ZF | 1 |
| SUBBR | @RP0, ACC | ACC, @RP0 ¢ @RP0 - ACC - CF | CF \& ZF | 1 |
| SUBBR | @RP1, ACC | ACC, @RP1 ¢ @RP1-ACC - CF | CF \& ZF | 1 |
| SUBBR | WR, \#I | ACC, WR $\leftarrow$ WR - I - CF | CF \& ZF | 1 |
| SUBBR | @RP0, \#I | ACC, @RP0 $\leftarrow @ R$ P0 - I - CF | CF \& ZF | 1 |
| SUBBR | @RP1, \#I | ACC, @RP1 $\leftarrow @ R$ P1 - I - CF | CF \& ZF | 1 |
| SUB | R, ACC | $\mathrm{ACC} \leftarrow \mathrm{R}-\mathrm{ACC}$ | CF \& ZF | 1 |
| SUB | @RP0, ACC | ACC $\leftarrow$ @RP0 - ACC | CF \& ZF | 1 |
| SUB | @RP1, ACC | ACC $\leftarrow$ @RP1-ACC | CF \& ZF | 1 |
| SUB | WR, \#I | ACC $\leftarrow$ WR - I | CF \& ZF | 1 |
| SUB | @RP0, \#1 | ACC $\leftarrow @$ RP0 - I | CF \& ZF | 1 |
| SUB | @RP1, \#l | ACC $\leftarrow @$ RP1 - I | CF \& ZF | 1 |


| SUB | ACC, \#I | ACC $\leftarrow$ ACC - I | CF \& ZF | 1 |
| :---: | :---: | :---: | :---: | :---: |
| SUBR | R, ACC | ACC, $\mathrm{R} \leftarrow \mathrm{R}$ - ACC | CF \& ZF | 1 |
| SUBR | @RP0, ACC | ACC, @RP0 ¢ @ RP0 - ACC | CF \& ZF | 1 |
| SUBR | @RP1, ACC | ACC, @RP1 $\leftarrow$ @RP1 - ACC | CF \& ZF | 1 |
| SUBR | WR, \#I | ACC, WR $\leftarrow$ WR - I | CF \& ZF | 1 |
| SUBR | @RP0, \#I | ACC, @RP0 ¢ @RP0-I | CF \& ZF | 1 |
| SUBR | @RP1, \#1 | ACC, @RP1 ¢ @RP1-I | CF \& ZF | 1 |
| ANL | R, ACC | $A C C \leftarrow R \& A C C$ | ZF | 1 |
| ANL | @RP0, ACC | ACC $\leftarrow$ @RP0 \& ACC | ZF | 1 |
| ANL | @RP1, ACC | ACC $\leftarrow @ R$ P1 \& ACC | ZF | 1 |
| ANL | WR, \#I | ACC $\leftarrow \mathrm{WR}$ \& I | ZF | 1 |
| ANL | @RP0, \#I | ACC $\leftarrow$ @RP0 \& I | ZF | 1 |
| ANL | @RP1, \#I | ACC $\leftarrow$ @RP1 \& I | ZF | 1 |
| ANL | ACC, \#I | $\mathrm{ACC} \leftarrow \mathrm{ACC}$ \& I | ZF | 1 |
| ANLR | R, ACC | ACC, $R \leftarrow R$ \& ACC | ZF | 1 |
| ANLR | @RP0, ACC | ACC, @RP0 $\leftarrow$ @RP0 \& ACC | ZF | 1 |
| ANLR | @RP1, ACC | ACC, @RP1 $\leftarrow$ @RP1 \& ACC | ZF | 1 |
| ANLR | WR, \#I | ACC, WR $\leftarrow \mathrm{WR} \mathrm{\&} \mathrm{I}$ | ZF | 1 |
| ANLR | @RP0, \#I | ACC, @RP0 ¢ @RP0 \& I | ZF | 1 |
| ANLR | @RP1, \#l | ACC, @RP1 $\leftarrow$ @RP1 \& I | ZF | 1 |
| XRL | R, ACC | ACC $\leftarrow$ R EX ACC | ZF | 1 |
| XRL | @RP0, ACC | ACC $\leftarrow$ @RP0 EX ACC | ZF | 1 |
| XRL | @RP1, ACC | ACC $\leftarrow @ R$ P1 EX ACC | ZF | 1 |
| XRL | WR, \#I | $\mathrm{ACC} \leftarrow \mathrm{WR} \mathrm{EX} \mathrm{I}$ | ZF | 1 |
| XRL | @RP0, \#1 | ACC $\leftarrow @$ RP0 EX I | ZF | 1 |
| XRL | @RP1, \#I | ACC $\leftarrow @$ RP1 EX I | ZF | 1 |
| XRL | ACC, \#I | ACC $\leftarrow$ ACC EX I | ZF | 1 |
| XRLR | R, ACC | ACC, $\mathrm{R} \leftarrow \mathrm{R}$ EX ACC | ZF | 1 |
| XRLR | @RP0, ACC | ACC, @RP0 $\leftarrow$ @RP0 EX ACC | ZF | 1 |
| XRLR | @RP1, ACC | ACC, @RP1 $¢$ @RP1 EX ACC | ZF | 1 |
| XRLR | WR, \#I | ACC, WR $\leftarrow$ WR EX I | ZF | 1 |

## Ninnbond

| XRLR | @RP0, \#I | ACC, @RP0 ¢ @RP0 EX I | ZF | 1 |
| :---: | :---: | :---: | :---: | :---: |
| XRLR | @RP1, \#I | ACC, @RP1 ¢ @RP1 EX I | ZF | 1 |
| ORL | R, ACC | ACC $\leftarrow \mathrm{R} \wedge \mathrm{ACC}$ | ZF | 1 |
| ORL | @RPO, ACC | $\mathrm{ACC} \leftarrow$ @RP0 ^ ACC | ZF | 1 |
| ORL | @RP1, ACC | ACC $\leftarrow @ R P 1 \wedge$ ACC | ZF | 1 |
| ORL | WR, \#I | $\mathrm{ACC} \leftarrow \mathrm{WR} \wedge \mathrm{I}$ | ZF | 1 |
| ORL | @RP0, \#I | ACC $\leftarrow$ @RP0^I | ZF | 1 |
| ORL | @RP1, \#I | ACC $\leftarrow$ @ RP1^I | ZF | 1 |
| ORL | ACC, \#I | $\mathrm{ACC} \leftarrow \mathrm{ACC} \wedge 1$ | ZF | 1 |
| ORLR | R, ACC | ACC, $R \leftarrow R \wedge A C C$ | ZF | 1 |
| ORLR | @RP0, ACC | ACC, @RP0 $\leftarrow$ @RP0 ^ ACC | ZF | 1 |
| ORLR | @RP1, ACC | ACC, @RP1 $\leftarrow$ @RP1^ACC | ZF | 1 |
| ORLR | WR, \#I | ACC, WR $\leftarrow \mathrm{WR} \wedge \mathrm{I}$ | ZF | 1 |
| ORLR | @RP0, \#I | ACC, @RP0 ¢ @RP0^I | ZF | 1 |
| ORLR | @RP1, \#I | ACC, @RP1 $\leftarrow$ @ RP1^I | ZF | 1 |
| SKB0 | R | $\mathrm{PC} \leftarrow \mathrm{PC}+2$; if R. $0=1$ | ZF | 1 |
| SKB1 | R | $\mathrm{PC} \leftarrow \mathrm{PC}+2$; if R.1 $=1$ | ZF | 1 |
| SKB2 | R | $\mathrm{PC} \leftarrow \mathrm{PC}+2$; if R.2 $=1$ | ZF | 1 |
| SKB3 | R | $\mathrm{PC} \leftarrow \mathrm{PC}+2$; if R.3 $=1$ | ZF | 1 |
| SKB0 | @RP0 | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if @RP0.0 = 1 | ZF | 1 |
| SKB1 | @RP0 | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if @RP0.1 = 1 | ZF | 1 |
| SKB2 | @RP0 | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if @RP0.2 = 1 | ZF | 1 |
| SKB3 | @RP0 | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if @RP0.3 = 1 | ZF | 1 |
| SKB0 | @RP1 | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if @RP1.0 = 1 | ZF | 1 |
| SKB1 | @RP1 | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if @RP1.1 = 1 | ZF | 1 |
| SKB2 | @RP1 | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if @RP1.2 = 1 | ZF | 1 |
| SKB3 | @RP1 | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if @RP1.3 = 1 | ZF | 1 |
| SKB0 | ACC | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if $\mathrm{ACC} .0=1$ | ZF | 1 |
| SKB1 | ACC | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if $\mathrm{ACC} .1=1$ | ZF | 1 |
| SKB2 | ACC | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if $\mathrm{ACC} .2=1$ | ZF | 1 |
| SKB3 | ACC | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if $\mathrm{ACC} .3=1$ | ZF | 1 |
| SKNB0 | R | $\mathrm{PC} \leftarrow \mathrm{PC}+2$; if R.0 $=0$ | ZF | 1 |


| SKNB1 | R | $\mathrm{PC} \leftarrow \mathrm{PC}+2$; if R. $1=0$ | ZF | 1 |
| :---: | :---: | :---: | :---: | :---: |
| SKNB2 | R | $\mathrm{PC} \leftarrow \mathrm{PC}+2$; if R.2 $=0$ | ZF | 1 |
| SKNB3 | R | $\mathrm{PC} \leftarrow \mathrm{PC}+2$; if R.3 $=0$ | ZF | 1 |
| SKNB0 | @RP0 | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if @RP0.0 $=0$ | ZF | 1 |
| SKNB1 | @RP0 | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if @RP0.1 = 0 | ZF | 1 |
| SKNB2 | @RP0 | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if @RP0.2 $=0$ | ZF | 1 |
| SKNB3 | @RP0 | $\mathrm{PC} \leftarrow \mathrm{PC}+2$; if @RP0.3 $=0$ | ZF | 1 |
| SKNB0 | @RP1 | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if @RP1.0 = 0 | ZF | 1 |
| SKNB1 | @RP1 | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if @RP1.1 $=0$ | ZF | 1 |
| SKNB2 | @RP1 | $\mathrm{PC} \leftarrow \mathrm{PC}+2$; if @RP1.2 $=0$ | ZF | 1 |
| SKNB3 | @RP1 | $\mathrm{PC} \leftarrow \mathrm{PC}+2$; if @RP1.3 = 0 | ZF | 1 |
| SKNB0 | ACC | $\mathrm{PC} \leftarrow \mathrm{PC}+2$; if $\mathrm{ACC} .0=0$ | ZF | 1 |
| SKNB1 | ACC | $\mathrm{PC} \leftarrow \mathrm{PC}+2 ;$ if $\mathrm{ACC} .1=0$ | ZF | 1 |
| SKNB2 | ACC | $\mathrm{PC} \leftarrow \mathrm{PC}+2$; if ACC. $2=0$ | ZF | 1 |
| SKNB3 | ACC | $\mathrm{PC} \leftarrow \mathrm{PC}+2$; if ACC. $3=0$ | ZF | 1 |
| SHLC | R | $\text { ACC.n, R.n } \leftarrow \text { R.n-1; ACC. } 0, \text { R. } 0 \leftarrow 0 ; \mathrm{CF} \leftarrow$ R. 3 | CF \& ZF | 1 |
| SHRC | R | $\begin{aligned} & \text { ACC.n, R.n } \leftarrow \text { R.n }+1 \text {; ACC. } 3 \text {, R. } 3 \leftarrow 0 \text {; CF } \leftarrow \\ & \text { R. } 0 \end{aligned}$ | CF \& ZF | 1 |
| RLC | R | $\begin{aligned} & \text { ACC.n, R.n } \leftarrow \text { R.n-1; CF } \leftarrow \text { R.3; ACC.0, R. } 0 \leftarrow \\ & \text { CF } \end{aligned}$ | CF \& ZF | 1 |
| RRC | R | ACC.n, R.n $\leftarrow$ R.n+1; CF $\leftarrow$ R.0; ACC.3, R. $3 \leftarrow$ CF | CF \& ZF | 1 |
| SHLC | @RP0 | $\begin{aligned} & \text { ACC.n, @RP0.n } \leftarrow @ R P 0 . n-1 ; \text { ACC.0, @RP0.0 } \\ & \leftarrow 0 ; \text { CF } \leftarrow @ R P 0.3 \end{aligned}$ | CF \& ZF | 1 |
| SHRC | @RP0 | ACC.n, @RP0.n $\leftarrow$ @RP0.n+1; ACC.3, $@ R P 0.3 \leftarrow 0 ;$ CF $\leftarrow$ @RP0. 0 | CF \& ZF | 1 |
| RLC | @RP0 | $\text { ACC.n, @RP0.n } \leftarrow @ R P 0 . n-1 ; \text { CF } \leftarrow @ R P 0.3 ;$ <br> ACC. 0 , @RP0. $0 \leftarrow$ CF | CF \& ZF | 1 |
| RRC | @RP0 | ACC.n, @RP0.n $\leftarrow @ R P 0 . n+1 ; C F \leftarrow @ R P 0.0 ;$ ACC.3, @RP0.3 $\leftarrow$ CF | CF \& ZF | 1 |


| SHLC @RP1 | ACC.n, @RP1.n $\leftarrow @ R P 1 . n-1 ;$ ACC.0, @RP1.0 $\leftarrow 0 ; \mathrm{CF} \leftarrow @ \mathrm{RP} 1.3$ | CF \& ZF | 1 |
| :---: | :---: | :---: | :---: |
| SHRC @RP1 | ACC.n, @RP1.n $\leftarrow @ R P 1 . n+1 ;$ ACC.3, <br> $@ R P 1.3 \leftarrow 0 ;$ CF $\leftarrow @ R P 1.0$ | CF \& ZF | 1 |
| RLC @RP1 | $\begin{aligned} & \text { ACC.n, @RP1.n } \leftarrow @ R P 1 . n-1 ; C F \leftarrow @ R P 1.3 ; \\ & \text { ACC. } 0, ~ @ R P 1.0 \leftarrow C F \end{aligned}$ | CF \& ZF | 1 |
| RRC @RP1 | ACC.n, @RP1.n $\leftarrow @ R P 1 . n+1 ;$ CF $\leftarrow @ R P 1.0$; ACC.3, @RP1.3 $\leftarrow$ CF | CF \& ZF | 1 |
| SHLC ACC | ACC.n $\leftarrow$ (ACC.n-1); ACC. $0 \leftarrow 0$; CF $\leftarrow$ ACC. 3 | CF \& ZF | 1 |
| SHRC ACC | ACC. $n \leftarrow($ ACC. $n+1)$; ACC. $3 \leftarrow 0$; CF $\leftarrow$ ACC. 0 | CF \& ZF | 1 |
| RLC ACC | $\begin{aligned} & \text { ACC. } n \leftarrow \text { (ACC. } . \mathrm{n}-1) ; \text { ACC. } 0 \leftarrow \mathrm{CF} ; \mathrm{CF} \leftarrow \\ & \text { ACC. } 3 \end{aligned}$ | CF \& ZF | 1 |
| RRC ACC | $\begin{aligned} & \text { ACC. } n \leftarrow(\text { ACC. } n+1) ; \text { ACC. } 3 \leftarrow \text { CF; CF } \leftarrow \\ & \text { ACC. } 0 \end{aligned}$ | CF \& ZF | 1 |
| DSKZ R | $\begin{aligned} & A C C, R \leftarrow R-1 ; \\ & P C \leftarrow P C+2 \text { if } A C C=0 \end{aligned}$ | ZF | 1 |
| DSKNZ R | $\begin{aligned} & \mathrm{ACC}, \mathrm{R} \leftarrow \mathrm{R}-1 ; \\ & \mathrm{PC} \leftarrow \mathrm{PC}+2 \text { if } \mathrm{ACC}!=0 \end{aligned}$ | ZF | 1 |
| DSKZ @RP0 | $\begin{aligned} & \hline \mathrm{ACC}, @ \mathrm{RP} 0 \leftarrow \text { @RP0-1; } \\ & \mathrm{PC} \leftarrow \mathrm{PC}+2 \text { if } \mathrm{ACC}=0 \end{aligned}$ | ZF | 1 |
| DSKNZ @RP0 | $\begin{aligned} & \text { ACC, @RP0 } \leftarrow @ R P 0-1 ; \\ & \mathrm{PC} \leftarrow \mathrm{PC}+2 \text { if } \mathrm{ACC}!=0 \end{aligned}$ | ZF | 1 |
| DSKZ @RP1 | $\begin{aligned} & \text { ACC, @RP1 } \leftarrow @ R P 1-1 ; \\ & P C \leftarrow P C+2 \text { if } A C C=0 \end{aligned}$ | ZF | 1 |
| DSKNZ @RP1 | $\begin{array}{\|l} \hline \mathrm{ACC}, @ \mathrm{RP} 1 \leftarrow @ \mathrm{RP} 1-1 ; \\ \mathrm{PC} \leftarrow \mathrm{PC}+2 \text { if ACC ! }=0 \end{array}$ | ZF | 1 |
| DSKZ ACC | $\begin{aligned} & \mathrm{ACC} \leftarrow \mathrm{ACC}-1 ; \\ & \mathrm{PC} \leftarrow \mathrm{PC}+2 \text { if } \mathrm{ACC}=0 \end{aligned}$ | ZF | 1 |
| DSKNZ ACC | $\begin{aligned} & \mathrm{ACC} \leftarrow \mathrm{ACC}-1 ; \\ & \mathrm{PC} \leftarrow \mathrm{PC}+2 \text { if } \mathrm{ACC}!=0 \end{aligned}$ | ZF | 1 |
| DEC R | ACC, $\mathrm{R} \leftarrow \mathrm{R}-1$ | CF \& ZF | 1 |
| INC R | $\mathrm{ACC}, \mathrm{R} \leftarrow \mathrm{R}+1$ | CF \& ZF | 1 |
| DEC @RP0 | ACC, @RP0 ¢@RP0-1 | CF \& ZF | 1 |
| INC @RP0 | ACC, @RP0 $\leftarrow @$ RP0 + 1 | CF \& ZF | 1 |
| DEC @RP1 | ACC, @RP1 $\leftarrow$ @RP1-1 | CF \& ZF | 1 |


| INC @RP1 | ACC, @RP1 $\leftarrow$ @RP1 + 1 | CF \& ZF | 1 |
| :---: | :---: | :---: | :---: |
| DEC ACC | ACC $\leftarrow$ ACC - 1 | CF \& ZF | 1 |
| INC ACC | ACC $\leftarrow$ ACC + 1 | CF \& ZF | 1 |
| Branch |  |  |  |
| CALL L | $\begin{aligned} & \text { STACK } \leftarrow \mathrm{PC}+1 ; \\ & \text { PC13 } \sim \text { PC0 } \leftarrow \mathrm{L} 13 \sim \text { L0 } \end{aligned}$ |  | 1 |
| JP L | PC13 ~ PC0 $\leftarrow$ L13 ~ L0 |  | 1 |
| JC L | PC13 ~ PC0 $\leftarrow \mathrm{L} 13 \sim \mathrm{LO}$; if CF = "1" |  | 1 |
| JNC L | PC13 ~ PC0 $\leftarrow \mathrm{L} 13 \sim \mathrm{LO}$; if CF = "0" |  | 1 |
| JZ L | PC13 ~ PC0 $\leftarrow \mathrm{L} 13 \sim \mathrm{LO}$; if ACC $=0$ |  | 1 |
| JNZ L | PC13 ~ PC0 $\leftarrow \mathrm{L} 13 \sim \mathrm{LO}$; if ACC ! $=0$ |  | 1 |
| JB0 L | PC13 ~ PC0 $\leftarrow$ L13 ~ L0; if ACC. $0=$ "1" |  | 1 |
| JB1 L | PC13 ~ PC0 $\leftarrow$ L13 ~ L0; if ACC. $1=$ "1" |  | 1 |
| JB2 L | PC13 ~ PC0 $\leftarrow$ L13 ~ L0; if ACC.2="1" |  | 1 |
| JB3 L | PC13 ~ PC0 $\leftarrow$ L13 ~ L0; if ACC. 3 = "1" |  | 1 |
| JNB0 L | PC13 ~ PCO $\leftarrow$ L13 ~ L0; if ACC. $0=$ "0" |  | 1 |
| JNB1 L | PC13 ~ PC0 $\leftarrow$ L13 ~ L0; if ACC. $1=$ "0" |  | 1 |
| JNB2 L | PC13 ~ PC0 $\leftarrow$ L13 ~ L0; if ACC.2="0" |  | 1 |
| JNB3 L | PC13 ~ PC0 $\leftarrow$ L13 ~ L0; if ACC. $3=00$ |  | 1 |
| SET/CLR Special Registers |  |  |  |
| SET HEFH, \#I | $\begin{aligned} & \text { HEFH. } 0=1 \text {, if } I 0=1 \\ & \text { HEFH. } 1=1 \text {, if } I 1=1 \\ & \text { HEFH. } 2=1 \text {, if } I 2=1 \\ & \text { HEFH. } 3=1 \text {, if } I 3=1 \end{aligned}$ |  | 1 |
| SET HEFL, \#I | $\begin{aligned} & \text { HEFL. } 0=1 \text {, if } I 0=1 \\ & \text { HEFL. } 1=1 \text {, if } I 1=1 \\ & \text { HEFL. } 2=1 \text {, if } I 2=1 \\ & \text { HEFL. } 3=1 \text {, if } I 3=1 \end{aligned}$ |  | 1 |
| SET IEFH, \#I | $\begin{aligned} & \operatorname{IEFH} .0=1 \text {, if } 10=1 \\ & \text { IEFH. } 1=1 \text {, if } 11=1 \\ & \text { IEFH. } 2=1 \text {, if } 12=1 \\ & \text { IEFH. } 3=1 \text {, if } 13=1 \end{aligned}$ |  | 1 |


| SET | IEFL, \#I | $\begin{aligned} & \text { IEFL. } 0=1 \text {, if } I 0=1 \\ & \text { IEFL. } 1=1 \text {, if } I 1=1 \\ & \text { IEFL. } 2=1 \text {, if } I 2=1 \\ & \text { IEFL. } 3=1 \text {, if } I 3=1 \end{aligned}$ | 1 |
| :---: | :---: | :---: | :---: |
| SET | PEFH, \#I | $\begin{aligned} & \text { PEFH. } 0=1 \text {, if } I 0=1 \\ & \text { PEFH. } 1=1 \text {, if } I 1=1 \\ & \text { PEFH. } 2=1 \text {, if } I 2=1 \\ & \text { PEFH. } 3=1 \text {, if } I 3=1 \end{aligned}$ | 1 |
| SET | PEFL, \#I | $\begin{aligned} & \hline \text { PEFL. } 0=1 \text {, if } 10=1 \\ & \text { PEFL. } 1=1 \text {, if } I 1=1 \\ & \text { PEFL. } 2=1 \text {, if } 12=1 \\ & \text { PEFL. } 3=1 \text {, if } 13=1 \end{aligned}$ | 1 |
| SET |  | set carry flag =1 | 1 |
| SET | FLAG0, \#I | $\begin{aligned} & \hline \text { FLAG0. } 3 \text { and } \text { FLAG0. } 2 \text { can not be set } \\ & \text { FLAGO. } 1=1 \text {, if } 11=1 \\ & \text { FLAGO. } 0=1 \text {, if } 10=1 \end{aligned}$ | 1 |
| SET | MR0, \#I | $\begin{aligned} & \text { MR0.0 }=1 \text {, if } I 0=1 \\ & \text { MR0. } 1=1 \text {, if } I 1=1 \\ & \text { MR0.2 }=1 \text {, if } I 2=1 \\ & \text { MRO. } 3=1 \text {, if } I 3=1 \end{aligned}$ | 1 |
| SET | MR2, \#I | $\begin{aligned} & \text { MR2.0 }=1 \text {, if } I 0=1 \\ & \text { MR2.1 }=1 \text {, if } I 1=1 \\ & \text { MR2.2 }=1 \text {, if } I 2=1 \\ & \text { MR2.3 }=1 \text {, if } I 3=1 \end{aligned}$ | 1 |
| SET | SCR, \#I | $\begin{aligned} & \text { SCR. } 0=1 \text {, if } I 0=1 \\ & \text { SCR. } 1=1 \text {, if } I 1=1 \\ & \text { SCR. } 2=1 \text {, if } I 2=1 \\ & \text { SCR. } 3=1 \text {, if } I 3=1 \end{aligned}$ | 1 |
| SET | PM0, \#l | $\begin{aligned} & \text { PMO.0 }=1 \text {, if } 10=1 \\ & \text { PM0.1 }=1 \text {, if } 11=1 \\ & \text { PMO.2 }=1 \text {, if } 12=1 \\ & \text { PMO. } 3=1, \text { if } 13=1 \end{aligned}$ | 1 |
| SET | PM2, \#I | $\begin{aligned} & \hline \mathrm{PM} 2.0=1 \text {, if } I 0=1 \\ & \mathrm{PM} 2.1=1 \text {, if } I 1=1 \\ & \mathrm{PM} 2.2=1 \text {, if } I 2=1 \\ & \mathrm{PM} 2.3=1 \text {, if } 13=1 \end{aligned}$ | 1 |
| SET | PM1, \#I | $\begin{aligned} & \text { PM1.0 }=1 \text {, if } I 0=1 \\ & \text { PM1. } 1=1 \text {, if } I 1=1 \\ & \text { PM1.2 }=1 \text {, if } I 2=1 \\ & \text { PM1. } 3=1 \text {, if } 3=1 \end{aligned}$ | 1 |
| CLR | EVFH, \#I | $\begin{aligned} & \text { EVFH. } 0=0 \text {, if } I 0=1 \\ & \text { EVFH. } 1=0 \text {, if } I 1=1 \\ & \text { EVFH. } 2=0 \text {, if } I 2=1 \\ & \text { EVFH. } 3=0 \text {, if } I 3=1 \end{aligned}$ | 1 |


| CLR | EVFL, \#I | $\begin{aligned} & \text { EVFL. } 0=0, \text { if } I 0=1 \\ & \text { EVFL. } 1=0 \text {, if } I 1=1 \\ & \text { EVFL. } 2=0 \text {, if } I 2=1 \\ & \text { EVFL. } 3=0, \text { if } I 3=1 \end{aligned}$ | 1 |
| :---: | :---: | :---: | :---: |
| CLR | HEFH, \#I | $\begin{aligned} & \text { HEFH. } 0=0 \text {, if } I 0=1 \\ & \text { HEFH. } 1=0 \text {, if } I 1=1 \\ & \text { HEFH. } 2=0 \text {, if } I 2=1 \\ & \text { HEFH. } 3=0 \text {, if } I 3=1 \end{aligned}$ | 1 |
| CLR | HEFL, \#I | $\begin{aligned} & \text { HEFL. } 0=0 \text {, if } I 0=1 \\ & \text { HEFL. } 1=0 \text {, if } I 1=1 \\ & \text { HEFL. } 2=0 \text {, if } I 2=1 \\ & \text { HEFL. } 3=0 \text {, if } I 3=1 \end{aligned}$ | 1 |
| CLR | IEFH, \#I | $\begin{aligned} & \text { IEFH. } 0=0 \text {, if } I 0=1 \\ & \text { IEFH. } 1=0 \text {, if } I 1=1 \\ & \text { IEFH. } 2=0 \text {, if } I 2=1 \\ & \text { IEFH. } 3=0 \text {, if } 33=1 \end{aligned}$ | 1 |
| CLR | IEFL, \#\| | $\begin{aligned} & \text { IEFL. } 0=0 \text {, if } I 0=1 \\ & \text { IEFL. } 1=0 \text {, if } I 1=1 \\ & \text { IEFL. } 2=0 \text {, if } I 2=1 \\ & \text { IEFL. } 3=0 \text {, if } I 3=1 \end{aligned}$ | 1 |
| CLR | PEFH, \#I | $\begin{aligned} & \text { PEFH. } 0=0 \text {, if } I 0=1 \\ & \text { PEFH. } 1=0 \text {, if } I 1=1 \\ & \text { PEFH. } 2=0 \text {, if } I 2=1 \\ & \text { PEFH. } 3=0 \text {, if } I 3=1 \end{aligned}$ | 1 |
| CLR | PEFL, \#I | $\begin{aligned} & \text { PEFL. } 0=0, \text { if } I 0=1 \\ & \text { PEFL. } 1=0 \text {, if } I 1=1 \\ & \text { PEFL. } 2=0 \text {, if } I 2=1 \\ & \text { PEFL. } 3=0, \text { if } I 3=1 \end{aligned}$ | 1 |
| CLR |  | clear carry flag | 1 |
| CLR | FLAG0, \#I | FLAG0.3 and FLAG0. 2 can not be cleared <br> FLAGO.1 $=0$, if $11=1$ <br> FLAG0.0 = 0 , if $10=1$ | 1 |
| CLR | FLAG1, \#I | $\begin{aligned} & \text { FLAG1.0 }=\text { don't care, if } 10=1 \\ & \text { FLAG1.1 }=0 \text {, if } 11=1 \\ & \text { FLAG1. }=0 \text {, if } 12=1 \\ & \text { FLAG1.3 }=\text { don't care, if } 13=1 \end{aligned}$ | 1 |
| CLR | MR0, \#I | $\begin{aligned} & \text { MR0.0 }=0 \text {, if } I 0=1 \\ & \text { MR0. } 1=0 \text {, if } I 1=1 \\ & \text { MR0.2 }=0 \text {, if } I 2=1 \\ & \text { MR0.3 }=0 \text {, if } I 3=1 \end{aligned}$ | 1 |
| CLR | MR2, \#I | $\begin{aligned} & \text { MR2.0 }=0 \text {, if } I 0=1 \\ & \text { MR2.1 }=0 \text {, if } I 1=1 \\ & \text { MR2.2 }=0 \text {, if } I 2=1 \\ & \text { MR2.3 }=0 \text {, if } 3=1 \end{aligned}$ | 1 |

$\left.\begin{array}{|l|l|l|c|}\hline \text { CLR } & \text { SCR, \#l } & \begin{array}{l}\text { SCR.0 }=0, \text { if I0 }=1 \\ \text { SCR.1 }=0, \text { if I1 }=1 \\ \text { SCR.2 }=0, \text { if } I 2=1\end{array} \\ \text { SCR.3 }=0, \text { if } 3=1\end{array}\right)$

| MOV | @RP0, R | $@ R P 0 \leftarrow R$ |  | 1 |
| :---: | :---: | :---: | :---: | :---: |
| MOV | @RP1, R | $@ R P 1 \leftarrow R$ |  | 1 |
| MOVA | R, @RP0 | ACC, R $\leftarrow$ @RP0 | ZF | 1 |
| MOVA | R, @RP1 | ACC, R $\leftarrow$ @RP1 | ZF | 1 |
| MOVA | @RP0, R | ACC, @RP0 $\leftarrow R$ | ZF | 1 |
| MOVA | @RP1, R | ACC, @RP1 $\leftarrow \mathrm{R}$ | ZF | 1 |
| MOV | @RP1, @RP0 | @RP1 ¢ @RP0 |  | 1 |
| MOV | @RP0, @RP1 | @RP0 ¢@RP1 |  | 1 |
| MOVA | @RP1, @RP0 | ACC, @RP1 $\leftarrow$ @RP0 | ZF | 1 |
| MOVA | @RP0, @RP1 | ACC, @RP0 $\leftarrow @ R$ P1 | ZF | 1 |
| MOV | ACC, R | ACC $\leftarrow R$ |  | 1 |
| MOV | R, @LUPC | $\mathrm{R} \leftarrow$ @LUPC |  | 1 |
| MOV | @RP0, @LUPC | $@$ RP0 ¢@LUPC |  | 1 |
| MOV | @RP1, @LUPC | @RP1 ¢ @LUPC |  | 1 |
| MOV | R, @RP0++ | $\begin{aligned} & \mathrm{R} \leftarrow @ \mathrm{RPO} \\ & \mathrm{RPO} \leftarrow \mathrm{RPO}+1 \end{aligned}$ |  | 1 |
| MOV | R, @RP1++ | $\begin{aligned} & \mathrm{R} \leftarrow @ \mathrm{RP} 1 \\ & \mathrm{RP} 1 \leftarrow \mathrm{RP} 1+1 \end{aligned}$ |  | 1 |
| MOV | @RP0++, R | $\begin{aligned} & \hline @ R P 0 \leftarrow R \\ & \mathrm{RPO} \leftarrow \mathrm{RPO}+1 \end{aligned}$ |  | 1 |
| MOV | @RP1++, R | $\begin{aligned} & @ R P 1 \leftarrow R \\ & R P 1 \leftarrow R P 1+1 \end{aligned}$ |  | 1 |
| MOVA | R, @RP0++ | $\begin{aligned} & \mathrm{ACC}, \mathrm{R} \leftarrow @ \mathrm{RPO} \\ & \mathrm{RP} \leftarrow \leftarrow \mathrm{RP} 0+1 \end{aligned}$ | ZF | 1 |
| MOVA | R, @RP1++ | $\begin{array}{\|l} \hline \text { ACC, } R \leftarrow @ R P 1 \\ R P 1 \leftarrow R P 1+1 \end{array}$ | ZF | 1 |
| MOVA | @RP0++, R | $\begin{array}{\|l} \hline \mathrm{ACC}, @ \mathrm{RPO} \leftarrow \mathrm{R} \\ \mathrm{RPO} \leftarrow \mathrm{RP} 0+1 \end{array}$ | ZF | 1 |
| MOVA | @RP1++, R | $\begin{array}{\|l} \hline \mathrm{ACC}, @ \mathrm{RP} 1 \leftarrow \mathrm{R} \\ \mathrm{RP} 1 \leftarrow \mathrm{RP} 1+1 \end{array}$ | ZF | 1 |
| INC | RP0 | $\mathrm{RP} 0 \leftarrow \mathrm{RP} 0+1$ |  | 1 |
| INC | RP1 | $\mathrm{RP} 1 \leftarrow \mathrm{RP} 1+1$ |  | 1 |
| INC | LUPC | LUPC $\leftarrow$ LUPC + 1 |  | 1 |


| MOV @RP1++, @RP0++ | $\begin{aligned} & @ R P 1 \leftarrow @ R P 0 \\ & R P 0 \leftarrow R P 0+1 \\ & R P 1 \leftarrow R P 1+1 \end{aligned}$ |  | 1 |
| :---: | :---: | :---: | :---: |
| MOV @RP0++, @RP1++ | $\begin{aligned} & @ R P 0 \leftarrow @ R P 1 \\ & \mathrm{RP} 0 \leftarrow \mathrm{RP} 0+1 \\ & \mathrm{RP} 1 \leftarrow \mathrm{RP} 1+1 \end{aligned}$ |  | 1 |
| MOVA @RP1++, @RP0++ | $\begin{aligned} & \text { ACC, @RP1 } \leftarrow @ R P 0 \\ & \text { RP0 } \leftarrow R P 0+1 \\ & \text { RP1 } \leftarrow R P 1+1 \end{aligned}$ | ZF | 1 |
| MOVA @RP0++, @RP1++ | $\begin{aligned} & \text { ACC, @RP0 } \leftarrow @ R P 1 \\ & R P 0 \leftarrow R P 0+1 \\ & R P 1 \leftarrow R P 1+1 \end{aligned}$ | ZF | 1 |
| MOV R, @LUPC++ | $\begin{aligned} & \text { R } \leftarrow \text { @LUPC } \\ & \text { LUPC } \leftarrow \text { LUPC + } 1 \end{aligned}$ |  | 1 |
| MOV @RP0++, @LUPC++ | $\begin{aligned} & @ R P 0 \leftarrow @ L U P C \\ & \text { LUPC } \leftarrow \text { LUPC +1 } \\ & \operatorname{RPO} \leftarrow R P 0+1 \end{aligned}$ |  | 1 |
| MOV @RP1++, @LUPC++ | $\begin{aligned} & @ R P 1 \leftarrow \text { @LUPC } \\ & \text { LUPC } \leftarrow \text { LUPC + } 1 \\ & \text { RP1 } \leftarrow \text { RP1 }+1 \end{aligned}$ |  | 1 |

Special Register Write

| MOV | TMOH, ACC | $\mathrm{TMOH} \leftarrow \mathrm{ACC}$ |  | 1 |
| :---: | :---: | :---: | :---: | :---: |
| MOV | TMOH, RL | $\mathrm{TMOH} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | TMOH, RL | ACC, $\mathrm{TMOH} \leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | TMOH, \#I | TMOH $\leftarrow$ I |  | 1 |
| MOV | TM0L ACC | TMOL $\leftarrow$ ACC |  | 1 |
| MOV | TMOL RL | TMOL $\leftarrow$ RL |  | 1 |
| MOVA | TMOL RL | ACC, TMOL $\leftarrow$ RL | ZF | 1 |
| MOV | TMOL \#I | TMOL $\leftarrow$ I |  | 1 |
| MOV | TM1H, ACC | $\mathrm{TM} 1 \mathrm{H} \leftarrow \mathrm{ACC}$ |  | 1 |
| MOV | TM1H, RL | $\mathrm{TM} 1 \mathrm{H} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | TM1H, RL | ACC, TM1H $\leftarrow$ RL | ZF | 1 |
| MOV | TM1H, \#I | $\mathrm{TM} 1 \mathrm{H} \leftarrow \mathrm{I}$ |  | 1 |
| MOV | TM1L, ACC | TM1L $\leftarrow$ ACC |  | 1 |
| MOV | TM1L, RL | TM1L $\leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | TM1L, RL | ACC, TM1L $\leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | TM1L, \#I | TM1L $\leftarrow 1$ |  | 1 |


| MOV | HEFH, ACC | $\mathrm{HEFH} \leftarrow \mathrm{ACC}$ |  | 1 |
| :---: | :---: | :---: | :---: | :---: |
| MOV | HEFH, RL | $\mathrm{HEFH} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | HEFH, RL | ACC, $\mathrm{HEFH} \leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | HEFH, \#I | $\mathrm{HEFH} \leftarrow \mathrm{I}$ |  | 1 |
| MOV | HEFL, ACC | $\mathrm{HEFL} \leftarrow \mathrm{ACC}$ |  | 1 |
| MOV | HEFL, RL | $\mathrm{HEFL} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | HEFL, RL | ACC, HEFL $\leftarrow$ RL | ZF | 1 |
| MOV | HEFL, \#I | $\mathrm{HEFL} \leftarrow \mathrm{I}$ |  | 1 |
| MOV | IEFH, ACC | $\mathrm{IEFH} \leftarrow \mathrm{ACC}$ |  | 1 |
| MOV | IEFH, RL | $\mathrm{IEFH} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | IEFH, RL | ACC, IEFH $\leftarrow$ RL | ZF | 1 |
| MOV | IEFH, \#I | $\mathrm{IEFH} \leftarrow \mathrm{I}$ |  | 1 |
| MOV | IEFL, ACC | $\mathrm{IEFL} \leftarrow \mathrm{ACC}$ |  | 1 |
| MOV | IEFL, RL | $\mathrm{IEFL} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | IEFL, RL | ACC, IEFL $\leftarrow$ RL | ZF | 1 |
| MOV | IEFL, \#I | $\mathrm{IEFL} \leftarrow \mathrm{I}$ |  | 1 |
| MOV | LDIV, ACC | LDIV $\leftarrow$ ACC |  | 1 |
| MOV | LDIV, RL | LDIV $\leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | LDIV, RL | ACC, LDIV $\leftarrow$ RL | ZF | 1 |
| MOV | LDIV, \#I | LDIV $\leftarrow 1$ |  | 1 |
| MOV | PEFH, ACC | PEFH $\leftarrow$ ACC |  | 1 |
| MOV | PEFH, RL | PEFH $\leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | PEFH, RL | ACC, PEFH $\leftarrow$ RL | ZF | 1 |
| MOV | PEFH, \#I | $\mathrm{PEFH} \leftarrow \mathrm{I}$ |  | 1 |
| MOV | PEFL, ACC | PEFL $\leftarrow$ ACC |  | 1 |
| MOV | PEFL, RL | $\mathrm{PEFL} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | PEFL, RL | $\mathrm{ACC}, \mathrm{PEFL} \leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | PEFL, \#I | PEFL $\leftarrow 1$ |  | 1 |
| MOV | RPOM, ACC | RPOM $\leftarrow$ ACC |  | 1 |
| MOV | RPOM, RL | $\mathrm{RPOM} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | RPOM, RL | ACC, RPOM $\leftarrow \mathrm{RL}$ | ZF | 1 |


| MOV | RPOM, \#I | $\mathrm{RPOM} \leftarrow \mathrm{I}$ |  | 1 |
| :---: | :---: | :---: | :---: | :---: |
| MOV | RPOL, ACC | $\mathrm{RPOL} \leftarrow \mathrm{ACC}$ |  | 1 |
| MOV | RP0L, RL | $\mathrm{RPOL} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | RPOL, RL | $\mathrm{ACC}, \mathrm{RPOL} \leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | RPOL, \#I | $\mathrm{RPOL} \leftarrow \mathrm{I}$ |  | 1 |
| MOV | RP1M, ACC | RP1M $\leftarrow$ ACC |  | 1 |
| MOV | RP1M, RL | $\mathrm{RP1M} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | RP1M, RL | $\mathrm{ACC}, \mathrm{RP} 1 \mathrm{M} \leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | RP1M, \#I | $\mathrm{RP1M} \leftarrow \mathrm{I}$ |  | 1 |
| MOV | RP1L, ACC | $\mathrm{RP1L} \leftarrow \mathrm{ACC}$ |  | 1 |
| MOV | RP1L, RL | $\mathrm{RP} 1 \mathrm{~L} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | RP1L, RL | ACC, RP1L $\leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | RP1L, \#I | $\mathrm{RP1L} \leftarrow \mathrm{I}$ |  | 1 |
| MOV | RP1H, ACC | $\mathrm{RP1H} \leftarrow \mathrm{ACC}$ |  | 1 |
| MOV | RP1H, RL | $\mathrm{RP1H} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | RP1H, RL | $\mathrm{ACC}, \mathrm{RP} 1 \mathrm{H} \leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | RP1H, \#I | $\mathrm{RP} 1 \mathrm{H} \leftarrow \mathrm{I}$ |  | 1 |
| MOV | RPOH, ACC | $\mathrm{RPOH} \leftarrow \mathrm{ACC}$ |  | 1 |
| MOV | RPOH, RL | $\mathrm{RPOH} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | RPOH, RL | $\mathrm{ACC}, \mathrm{RPOH} \leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | RPOH, \#I | $\mathrm{RPOH} \leftarrow \mathrm{I}$ |  | 1 |
| MOV | MLDH, ACC | $\mathrm{MLDH} \leftarrow \mathrm{ACC}$ |  | 1 |
| MOV | MLDH, RL | $\mathrm{MLDH} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | MLDH, RL | $\mathrm{ACC}, \mathrm{MLDH} \leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | MLDH, \#I | $\mathrm{MLDH} \leftarrow \mathrm{I}$ |  | 1 |
| MOV | MLDL, ACC | MLDL $\leftarrow$ ACC |  | 1 |
| MOV | MLDL, RL | $\mathrm{MLDL} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | MLDL, RL | ACC, MLDL $\leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | MLDL, \#I | MLDL $\leftarrow \mathrm{I}$ |  | 1 |
| MOV | SPCH, ACC | SPCH $\leftarrow$ ACC |  | 1 |
| MOV | SPCH, RL | $\mathrm{SPCH} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | SPCH, RL | $\mathrm{ACC}, \mathrm{SPCH} \leftarrow \mathrm{RL}$ | ZF | 1 |


| MOV | SPCH, \#I | $\mathrm{SPCH} \leftarrow \mathrm{I}$ |  | 1 |
| :---: | :---: | :---: | :---: | :---: |
| MOV | SPCL, ACC | SPCL $\leftarrow$ ACC |  | 1 |
| MOV | SPCL, RL | $\mathrm{SPCL} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | SPCL, RL | $\mathrm{ACC}, \mathrm{SPCL} \leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | SPCL, \#I | $\mathrm{SPCL} \leftarrow \mathrm{I}$ |  | 1 |
| MOV | FLAG0, ACC | FLAG0 $\leftarrow$ ACC, but FLAG0.3 and FLAG0. 2 are write-inhibited |  | 1 |
| MOV | FLAG0, RL | FLAG0 $\leftarrow$ RL, but FLAG0. 3 and FLAG0. 2 are write-inhibited |  | 1 |
| MOVA | FLAG0, RL | ACC, FLAG0 $\leftarrow$ RL, but FLAG0. 3 and FLAG0. 2 are write-inhibited | ZF | 1 |
| MOV | FLAG0, \#I | FLAGO $\leftarrow$ I, but FLAG0. 3 and FLAG0. 2 are write-inhibited |  | 1 |
| MOV | MR0, ACC | MRO $\leftarrow$ ACC |  | 1 |
| MOV | MR0, RL | $\mathrm{MR0} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | MR0, RL | $\mathrm{ACC}, \mathrm{MRO} \leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | MR0, \#I | MR0 $\leftarrow 1$ |  | 1 |
| MOV | MR1, ACC | MR1 $\leftarrow$ ACC |  | 1 |
| MOV | MR1, RL | $\mathrm{MR1} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | MR1, RL | ACC, MR1 $\leftarrow$ RL | ZF | 1 |
| MOV | MR1, \#I | $\mathrm{MR} 1 \leftarrow \mathrm{I}$ |  | 1 |
| MOV | MR2, ACC | MR2 $\leftarrow$ ACC |  | 1 |
| MOV | MR2, RL | $\mathrm{MR} 2 \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | MR2, RL | ACC, MR2 $\leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | MR2, \#I | MR2 $\leftarrow 1$ |  | 1 |
| MOV | MR3, ACC | MR3 $\leftarrow$ ACC |  | 1 |
| MOV | MR3, RL | $\mathrm{MR} 3 \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | MR3, RL | ACC, MR3 $\leftarrow$ RL | ZF | 1 |
| MOV | MR3, \#I | MR3 $\leftarrow 1$ |  | 1 |
| MOV | SCR, ACC | SCR $\leftarrow$ ACC |  | 1 |
| MOV | SCR, RL | $\mathrm{SCR} \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | SCR, RL | ACC, SCR $\leftarrow R L$ | ZF | 1 |


| MOV | SCR, \#I | SCR $\leftarrow 1$ |  | 1 |
| :---: | :---: | :---: | :---: | :---: |
| MOV | LCDM1, ACC | LCDM1 $\leftarrow$ ACC |  | 1 |
| MOV | LCDM1, RL | LCDM1 $\leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | LCDM1, RL | ACC, LCDM1 $\leftarrow$ RL | ZF | 1 |
| MOV | LCDM1, \#I | LCDM1 $\leftarrow 1$ |  | 1 |
| MOV | LCDM2, ACC | LCDM2 $\leftarrow$ ACC |  | 1 |
| MOV | LCDM2, RL | LCDM2 $\leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | LCDM2, RL | ACC, LCDM $2 \leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | LCDM2, \#I | LCDM2 $\leftarrow 1$ |  | 1 |
| MOV | LUP1, ACC | LUP1 $\leftarrow$ ACC |  | 1 |
| MOV | LUP1, RL | LUP1 $\leftarrow$ RL |  | 1 |
| MOVA | LUP1, RL | ACC, LUP1 $\leftarrow$ RL | ZF | 1 |
| MOV | LUP1, \#I | LUP1 $\leftarrow 1$ |  | 1 |
| MOV | LUP0, ACC | LUP0 $\leftarrow$ ACC |  | 1 |
| MOV | LUP0, RL | LUP0 $\leftarrow$ RL |  | 1 |
| MOVA | LUP0, RL | ACC, LUP0 $\leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | LUPO, \#I | LUP0 $\leftarrow 1$ |  | 1 |
| MOV | LUP3, ACC | LUP3 $\leftarrow$ ACC |  | 1 |
| MOV | LUP3, RL | LUP3 $\leftarrow$ RL |  | 1 |
| MOVA | LUP3, RL | ACC, LUP3 $\leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | LUP3, \#I | LUP3 $\leftarrow 1$ |  | 1 |
| MOV | LUP2, ACC | LUP2 $\leftarrow$ ACC |  | 1 |
| MOV | LUP2, RL | LUP2 $\leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | LUP2, RL | ACC, LUP2 $\leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | LUP2, \#I | LUP2 $\leftarrow 1$ |  | 1 |
| MOV | WRPAGE, ACC | WRPAGE $\leftarrow$ ACC |  | 1 |
| MOV | WRPAGE, RL | WRPAGE $\leftarrow$ RL |  | 1 |
| MOVA | WRPAGE, RL | ACC, WRPAGE $\leftarrow$ RL | ZF | 1 |
| MOV | WRPAGE, \#I | WRPAGE $\leftarrow$ I |  | 1 |
| MOV | RAMPAGE, ACC | RAMPAGE $\leftarrow$ ACC |  | 1 |
| MOV | RAMPAGE, RL | RAMPAGE $\leftarrow$ RL |  | 1 |
| MOVA | RAMPAGE, RL | ACC, RAMPAGE $\leftarrow$ RL | ZF | 1 |


| MOV | RAMPAGE, \#I | RAMPAGE $\leftarrow 1$ |  | 1 |
| :---: | :---: | :---: | :---: | :---: |
| MOV | PM0, ACC | PM0 $\leftarrow$ ACC |  | 1 |
| MOV | PM0, RL | $\mathrm{PM} 0 \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | PMO, RL | ACC, PM0 $\leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | PM0, \#I | PM0 $\leftarrow 1$ |  | 1 |
| MOV | PM2, ACC | PM2 $\leftarrow$ ACC |  | 1 |
| MOV | PM2, RL | $\mathrm{PM} 2 \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | PM2, RL | ACC, PM2 $\leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | PM2, \#I | PM2 $\leftarrow 1$ |  | 1 |
| MOV | PM1, ACC | PM1 $\leftarrow$ ACC |  | 1 |
| MOV | PM1, RL | $\mathrm{PM} 1 \leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | PM1, RL | ACC, PM1 $\leftarrow \mathrm{RL}$ | ZF | 1 |
| MOV | PM1, \#I | PM1 $\leftarrow 1$ |  | 1 |
| MOV | PORTB, ACC | PORTB $\leftarrow$ ACC |  | 1 |
| MOV | PORTB, RL | PORTB $\leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | PORTB, RL | ACC, PORTB $\leftarrow$ RL | ZF | 1 |
| MOV | PORTB, \#I | PORTB $\leftarrow 1$ |  | 1 |
| MOV | PORTA, ACC | PORTA $\leftarrow$ ACC |  | 1 |
| MOV | PORTA, RL | PORTA $\leftarrow$ RL |  | 1 |
| MOVA | PORTA, RL | ACC, PORTA $\leftarrow$ RL | ZF | 1 |
| MOV | PORTA, \#I | PORTA $\leftarrow 1$ |  | 1 |
| MOV | PORTE, ACC | PORTE $\leftarrow$ ACC |  | 1 |
| MOV | PORTE, RL | PORTE $\leftarrow \mathrm{RL}$ |  | 1 |
| MOVA | PORTE, RL | ACC, PORTE $\leftarrow$ RL | ZF | 1 |
| MOV | PORTE, \#I | PORTE $\leftarrow 1$ |  | 1 |
| Special Register Read |  |  |  |  |
| MOV | RL, TMC1H | $\mathrm{RL} \leftarrow \mathrm{TMC1H}$ |  | 1 |
| MOVA | RL, TMC1H | ACC, RL $\leftarrow$ TMC1H | ZF | 1 |
| MOV | RL, TMC1L | $\mathrm{RL} \leftarrow \mathrm{TMC1L}$ |  | 1 |
| MOVA | RL, TMC1L | ACC, RL $\leftarrow$ TMC1L | ZF | 1 |
| MOV | RL, EVFH | $\mathrm{RL} \leftarrow \mathrm{EVFH}$ |  | 1 |

## Vivinbond

| MOVA | RL, EVFH | ACC, RL $\leftarrow \mathrm{EVFH}$ | ZF | 1 |
| :---: | :---: | :---: | :---: | :---: |
| MOV | RL, EVFL | $\mathrm{RL} \leftarrow \mathrm{EVFL}$ |  | 1 |
| MOVA | RL, EVFL | ACC, RL $\leftarrow \mathrm{EVFL}$ | ZF | 1 |
| MOV | RL, HEFH | $\mathrm{RL} \leftarrow \mathrm{HEFH}$ |  | 1 |
| MOVA | RL, HEFH | ACC, RL $\leftarrow \mathrm{HEFH}$ | ZF | 1 |
| MOV | RL, HEFL | $\mathrm{RL} \leftarrow \mathrm{HEFL}$ |  | 1 |
| MOVA | RL, HEFL | ACC, RL $\leftarrow \mathrm{HEFL}$ | ZF | 1 |
| MOV | RL, IEFH | $\mathrm{RL} \leftarrow \mathrm{IEFH}$ |  | 1 |
| MOVA | RL, IEFH | ACC, RL $\leftarrow \mathrm{IEFH}$ | ZF | 1 |
| MOV | RL, IEFL | $\mathrm{RL} \leftarrow \mathrm{IEFL}$ |  | 1 |
| MOVA | RL, IEFL | ACC, RL $\leftarrow \mathrm{IEFL}$ | ZF | 1 |
| MOV | RL, HCFH | $\mathrm{RL} \leftarrow \mathrm{HCFH}$ |  | 1 |
| MOVA | RL, HCFH | $\mathrm{ACC}, \mathrm{RL} \leftarrow \mathrm{HCFH}$ | ZF | 1 |
| MOV | RL, HCFL | $\mathrm{RL} \leftarrow \mathrm{HCFL}$ |  | 1 |
| MOVA | RL, HCFL | ACC, RL $\leftarrow \mathrm{HCFL}$ | ZF | 1 |
| MOV | RL, PEFH | $\mathrm{RL} \leftarrow \mathrm{PEFH}$ |  | 1 |
| MOVA | RL, PEFH | ACC, RL $\leftarrow$ PEFH | ZF | 1 |
| MOV | RL, PEFL | $\mathrm{RL} \leftarrow \mathrm{PEFL}$ |  | 1 |
| MOVA | RL, PEFL | $\mathrm{ACC}, \mathrm{RL} \leftarrow \mathrm{PEFL}$ | ZF | 1 |
| MOV | RL, RPOM | $\mathrm{RL} \leftarrow \mathrm{RPOM}$ |  | 1 |
| MOVA | RL, RPOM | $\mathrm{ACC}, \mathrm{RL} \leftarrow \mathrm{RPOM}$ | ZF | 1 |
| MOV | RL, RP0L | $\mathrm{RL} \leftarrow \mathrm{RPOL}$ |  | 1 |
| MOVA | RL, RP0L | $\mathrm{ACC}, \mathrm{RL} \leftarrow \mathrm{RPOL}$ | ZF | 1 |
| MOV | RL, RP1M | $\mathrm{RL} \leftarrow \mathrm{RP1M}$ |  | 1 |
| MOVA | RL, RP1M | $\mathrm{ACC}, \mathrm{RL} \leftarrow \mathrm{RP} 1 \mathrm{M}$ | ZF | 1 |
| MOV | RL, RP1L | $\mathrm{RL} \leftarrow \mathrm{RP1L}$ |  | 1 |
| MOVA | RL, RP1L | $\mathrm{ACC}, \mathrm{RL} \leftarrow \mathrm{RP} 1 \mathrm{~L}$ | ZF | 1 |
| MOV | RL, RP1H | $\mathrm{RL} \leftarrow \mathrm{RP1H}$ |  | 1 |
| MOVA | RL, RP1H | $\mathrm{ACC}, \mathrm{RL} \leftarrow \mathrm{RP1H}$ | ZF | 1 |
| MOV | RL, RPOH | $\mathrm{RL} \leftarrow \mathrm{RPOH}$ |  | 1 |
| MOVA | RL, RPOH | $\mathrm{ACC}, \mathrm{RL} \leftarrow \mathrm{RPOH}$ | ZF | 1 |
| MOV | RL, CF | $\mathrm{RL} \leftarrow \mathrm{CF}$ |  | 1 |


| MOVA | RL, CF | ACC, RL $\leftarrow C F$ | ZF | 1 |
| :---: | :---: | :---: | :---: | :---: |
| MOV | RL, FLAG0 | $\mathrm{RL} \leftarrow \mathrm{FLAG0}$ |  | 1 |
| MOVA | RL, FLAG0 | ACC, RL $\leftarrow$ FLAG0 | ZF | 1 |
| MOV | RL, MR0 | $\mathrm{RL} \leftarrow \mathrm{MRO}$ |  | 1 |
| MOVA | RL, MR0 | ACC, RL $\leftarrow \mathrm{MR0}$ | ZF | 1 |
| MOV | RL, MR2 | $\mathrm{RL} \leftarrow \mathrm{MR2}$ |  | 1 |
| MOVA | RL, MR2 | ACC, RL $\leftarrow M R 2$ | ZF | 1 |
| MOV | RL, SCR | $\mathrm{RL} \leftarrow \mathrm{SCR}$ |  | 1 |
| MOVA | RL, SCR | ACC, RL $\leftarrow$ SCR | ZF | 1 |
| MOV | RL, LUP0 | $R L \leftarrow$ LUP0 |  | 1 |
| MOVA | RL, LUP0 | ACC, RL $\leftarrow ~ L U P 0$ | ZF | 1 |
| MOV | RL, LUP1 | $\mathrm{RL} \leftarrow$ LUP1 |  | 1 |
| MOVA | RL, LUP1 | ACC, RL $\leftarrow$ LUP1 | ZF | 1 |
| MOV | RL, LUP2 | $\mathrm{RL} \leftarrow \mathrm{LUP} 2$ |  | 1 |
| MOVA | RL, LUP2 | ACC, RL $\leftarrow ~ L U P 2$ | ZF | 1 |
| MOV | RL, LUP3 | $\mathrm{RL} \leftarrow$ LUP3 |  | 1 |
| MOVA | RL, LUP3 | ACC, RL $\leftarrow ~ L U P 3$ | ZF | 1 |
| MOV | RL, LUC | $\mathrm{RL} \leftarrow \mathrm{LUC}$ |  | 1 |
| MOVA | RL, LUC | ACC, RL $\leftarrow ~ L U C$ | ZF | 1 |
| MOV | RL, WRPAGE | $\mathrm{RL} \leftarrow$ WRPAGE |  | 1 |
| MOVA | RL, WRPAGE | ACC, RL $\leftarrow$ WRPAGE | ZF | 1 |
| MOV | RL, RAMPAGE | $\mathrm{RL} \leftarrow$ RAMPAGE |  | 1 |
| MOVA | RL, RAMPAGE | ACC, RL $\leftarrow$ RAMPAGE | ZF | 1 |
| MOV | RL, PM0 | $\mathrm{RL} \leftarrow \mathrm{PM} 0$ |  | 1 |
| MOVA | RL, PM0 | ACC, RL $\leftarrow$ PM0 | ZF | 1 |
| MOV | RL, PSR1 | $\mathrm{RL} \leftarrow \mathrm{PSR1}$ |  | 1 |
| MOVA | RL, PSR1 | ACC, RL $\leftarrow$ PSR1 | ZF | 1 |
| MOV | RL, PSR0 | $\mathrm{RL} \leftarrow \mathrm{PSR0}$ |  | 1 |
| MOVA | RL, PSR0 | ACC, RL $\leftarrow$ PSR0 | ZF | 1 |
| MOV | RL, PM2 | $\mathrm{RL} \leftarrow \mathrm{PM} 2$ |  | 1 |
| MOVA | RL, PM2 | $\mathrm{ACC}, \mathrm{RL} \leftarrow \mathrm{PM} 2$ | ZF | 1 |


| MOV | RL, PM1 | $\mathrm{RL} \leftarrow \mathrm{PM} 1$ |  | 1 |
| :---: | :---: | :---: | :---: | :---: |
| MOVA | RL, PM1 | $\mathrm{ACC}, \mathrm{RL} \leftarrow \mathrm{PM} 1$ | ZF | 1 |
| MOV | RL, PORTB | $\mathrm{RL} \leftarrow$ PORTB |  | 1 |
| MOVA | RL, PORTB | ACC, RL $\leftarrow$ PORTB | ZF | 1 |
| MOV | RL, PORTA | $\mathrm{RL} \leftarrow \mathrm{PORTA}$ |  | 1 |
| MOVA | RL, PORTA | ACC, RL $\leftarrow$ PORTA | ZF | 1 |
| MOV | RL, PORTD | $R L \leftarrow$ PORTD |  | 1 |
| MOVA | RL, PORTD | ACC, RL $\leftarrow$ PORTD | ZF | 1 |
| MOV | RL, PORTC | $\mathrm{RL} \leftarrow \mathrm{PORTC}$ |  | 1 |
| MOVA | RL, PORTC | ACC, $\mathrm{RL} \leftarrow \mathrm{PORTC}$ | ZF | 1 |

Special Register Pair Write

| MOV | HEF, \#I | HEF $\leftarrow$ I |  | 1 |
| :--- | :---: | :--- | :--- | :---: |
| MOV | IEF, \#I | IEF $\leftarrow I$ |  | 1 |

Others

| NOP | No opperation |  | 1 |
| :--- | :--- | :--- | :---: |
| HOLD | Enter the hold mode |  | 1 |
| RTN | PC $\leftarrow$ STACK |  | 1 |
| Pseudo Instruction | MR2.0 $\leftarrow 1$ |  | 1 |
| EN INT | MR2.0 $\leftarrow 0$ |  | 1 |
| DIS INT | MR0.1 $\leftarrow 1$ |  | 1 |
| LCDON | MR0.1 $\leftarrow 0$ |  | 1 |
| LCDOFF | FLAG1.1 $\leftarrow 0$ |  | 1 |
| CLR WDT | FLAG1.2 $\leftarrow 0$ |  | 1 |
| CLR DIV |  |  |  |

Headquarters
No. 4, Creation Rd. III,
Science-Based Industrial Park, Hsinchu, Taiwan
TEL: 886-3-5770066
FAX: 886-3-5792697
http://www.winbond.com.tw/
Voice \& Fax-on-demand: 886-2-7197006
Winbond Electronics (H.K.) Ltd. Winbond Electronics North America Corp.
Rm. 803, World Trade Square, Tower II, Winbond Memory Lab.
123 Hoi Bun Rd., Kwun Tong, Winbond Microelectronics Corp.
Kowloon, Hong Kong Winbond Systems Lab.
TEL: 852-27513100
FAX: 852-27552064
2730 Orchard Parkway, San Jose,
CA 95134, U.S.A.

Taipei Office
11F, No. 115, Sec. 3, Min-Sheng East Rd.,
Taipei, Taiwan
TEL: 886-2-7190505
FAX: 886-2-7197502

TEL: 1-408-9436666
FAX: 1-408-9436668

Note: All data and specifications are subject to change without notice.

